{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:34:53Z","timestamp":1750307693662,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":66,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,10,19]],"date-time":"2008-10-19T00:00:00Z","timestamp":1224374400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,10,19]]},"DOI":"10.1145\/1450135.1450187","type":"proceedings-article","created":{"date-parts":[[2008,10,22]],"date-time":"2008-10-22T12:25:44Z","timestamp":1224678344000},"page":"223-230","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Design and defect tolerance beyond CMOS"],"prefix":"10.1145","author":[{"given":"Xiaobo Sharon","family":"Hu","sequence":"first","affiliation":[{"name":"University of Notre Dame, Notre Dame, IN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Khitun","sequence":"additional","affiliation":[{"name":"University of California Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Konstantin K.","family":"Likharev","sequence":"additional","affiliation":[{"name":"Stony Brook University, Stony Brook, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael T.","family":"Niemier","sequence":"additional","affiliation":[{"name":"University of Notre Dame, Notre Dame, IN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingqiang","family":"Bao","sequence":"additional","affiliation":[{"name":"University of California Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kang","family":"Wang","sequence":"additional","affiliation":[{"name":"University of California Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,10,19]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors. 2007 Edition. 2007. available online at http:\/\/www.itrs.net\/Links\/2007ITRS\/Home2007.htm.  International Technology Roadmap for Semiconductors. 2007 Edition. 2007. available online at http:\/\/www.itrs.net\/Links\/2007ITRS\/Home2007.htm."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature04699"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609462"},{"key":"e_1_3_2_1_4_1","first-page":"135","volume-title":"Proc. ICMTD'07","author":"Billen J.","year":"2007","unstructured":"J. Billen Improved CuTCNQ resistive non-volatile memories and a statistical study on their threshold voltage . In Proc. ICMTD'07 , pages 135 -- 137 , 2007 . J. Billen et al. Improved CuTCNQ resistive non-volatile memories and a statistical study on their threshold voltage. In Proc. ICMTD'07, pages 135--137, 2007."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1002\/pat.662"},{"key":"e_1_3_2_1_6_1","first-page":"31","volume-title":"Tech. Dig. IEDM'05","author":"Chen A.","unstructured":"A. Chen Non-volatile resistive switching for advanced memory applications . In Tech. Dig. IEDM'05 , page 31 .4, 2005. A. Chen et al. Non-volatile resistive switching for advanced memory applications. In Tech. Dig. IEDM'05, page 31.4, 2005."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380685"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-005-7118-5"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1412838"},{"key":"e_1_3_2_1_10_1","first-page":"375","volume-title":"Proc. ICCAD'05","author":"DeHon A.","year":"2005","unstructured":"A. DeHon and K. K. Likharev . Hybrid CMOS \/ nanoelectronic digital circuits . In Proc. ICCAD'05 , pages 375 -- 382 , 2005 . A. DeHon and K. K. Likharev. Hybrid CMOS \/ nanoelectronic digital circuits. In Proc. ICCAD'05, pages 375--382, 2005."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1098\/rsta.2007.2034"},{"key":"e_1_3_2_1_12_1","unstructured":"M. Donahue and D. Porter. OOMMF user's guide version 1.0 interagency report NISTIR 6367. http:\/\/math.nist.gov\/oommf.  M. Donahue and D. Porter. OOMMF user's guide version 1.0 interagency report NISTIR 6367. http:\/\/math.nist.gov\/oommf."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1166\/jno.2008.003"},{"key":"e_1_3_2_1_14_1","volume-title":"Procedings of the Material Research Society","author":"A.","year":"2008","unstructured":"A. K. et al. Logic devices with spin wave buses - an approach to scalable magneto-electric circuitry . Procedings of the Material Research Society , 2008 . A. K. et al. Logic devices with spin wave buses - an approach to scalable magneto-electric circuitry. Procedings of the Material Research Society, 2008."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2001.939020"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907830"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature05462"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/14\/10\/201"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.280.5370.1716"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1120506"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl073225h"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl052110f"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2008.2000812"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.spmi.2005.07.001"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ITNG.2006.97"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.2089147"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.846936"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1007\/11494669_55"},{"key":"e_1_3_2_1_29_1","first-page":"5026","volume-title":"Proc. WCCI\/IJCNN'06","author":"Lee J. H.","year":"2006","unstructured":"J. H. Lee and K. K. Likharev . In situ training of CMOL CrossNets . In Proc. WCCI\/IJCNN'06 , pages 5026 -- 5024 , 2006 . J. H. Lee and K. K. Likharev. In situ training of CMOL CrossNets. In Proc. WCCI\/IJCNN'06, pages 5026--5024, 2006."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.v35:3"},{"key":"e_1_3_2_1_31_1","first-page":"755","volume-title":"Y. Weiss et al.","author":"Lee J. H.","year":"2006","unstructured":"J. H. Lee , X. Ma , and K. K. Likharev . CMOL Crossnets: Possible neuromorphic nanoelectronic circuits . In Y. Weiss et al. , editor, Advances in Neural Information Processing Systems, volume 18 , pages 755 -- 762 . MIT Press , 2006 . J. H. Lee, X. Ma, and K. K. Likharev. CMOL Crossnets: Possible neuromorphic nanoelectronic circuits. In Y. Weiss et al., editor, Advances in Neural Information Processing Systems, volume 18, pages 755--762. MIT Press, 2006."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.573740"},{"key":"e_1_3_2_1_33_1","first-page":"27","volume-title":"J. Greer et al.","author":"Likharev K. K.","year":"2003","unstructured":"K. K. Likharev . Electronics below 1 0 nm. In J. Greer et al. , editor, Nano and Giga Challenges in Microelectronics, pages 27 -- 68 . Elsevier , Amsterdam, 2003 . K. K. Likharev. Electronics below 10 nm. In J. Greer et al., editor, Nano and Giga Challenges in Microelectronics, pages 27--68. Elsevier, Amsterdam, 2003."},{"key":"e_1_3_2_1_34_1","first-page":"43","article-title":"A silicon-based bottom-up approach to nanoelectronics","volume":"14","author":"Likharev K. K.","year":"2005","unstructured":"K. K. Likharev . CMOL : A silicon-based bottom-up approach to nanoelectronics . Interface , 14 : 43 -- 45 , May 2005 . K. K. Likharev. CMOL: A silicon-based bottom-up approach to nanoelectronics. Interface, 14:43--45, May 2005.","journal-title":"Interface"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1116\/1.2794060"},{"key":"e_1_3_2_1_36_1","first-page":"696","volume-title":"Nonvolatile Memory Technologies with Emphasis on Flash","author":"Likharev K. K.","year":"2008","unstructured":"K. K. Likharev . Resistive and hybrid CMOS\/nanodevice memories . In J. E. Brewer and M. Gill, editors, Nonvolatile Memory Technologies with Emphasis on Flash , pages 696 -- 703 . IEEE Press , Hoboken, NJ , 2008 . K. K. Likharev. Resistive and hybrid CMOS\/nanodevice memories. In J. E. Brewer and M. Gill, editors, Nonvolatile Memory Technologies with Emphasis on Flash, pages 696--703. IEEE Press, Hoboken, NJ, 2008."},{"key":"e_1_3_2_1_37_1","first-page":"447","volume-title":"G. Cuniberti et al.","author":"Likharev K. K.","year":"2005","unstructured":"K. K. Likharev and D. B. Strukov . CMOL: Devices, circuits, and architectures . In G. Cuniberti et al. , editor, Introducing Molecular Electronics, pages 447 -- 477 . Springer , Berlin, 2005 . K. K. Likharev and D. B. Strukov. CMOL: Devices, circuits, and architectures. In G. Cuniberti et al., editor, Introducing Molecular Electronics, pages 447--477. Springer, Berlin, 2005."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2007.4400865"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1196\/annals.1292.010"},{"key":"e_1_3_2_1_40_1","volume-title":"Physica Status Solidi","author":"Eshaghian-Wilner A. K. M. M.","year":"2007","unstructured":"A. K. M. M. Eshaghian-Wilner , S. Navab and K. L. Wang . Constant-time image processing on spin- wave nano-architectures . Physica Status Solidi , 2007 . A. K. M. M. Eshaghian-Wilner, S. Navab and K. L. Wang. Constant-time image processing on spin- wave nano-architectures. Physica Status Solidi, 2007."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2006.888376"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/17\/1\/015"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.tet.2007.05.116"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1153909"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1966.264384"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283787"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.54"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.282.5394.1660"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.921241"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.2834714"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/3\/035204"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/39\/10\/R01"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818327"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/6\/045"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/1\/028"},{"key":"e_1_3_2_1_56_1","first-page":"213","volume-title":"Proc. CDES'06","author":"Strukov D. B.","year":"2006","unstructured":"D. B. Strukov and K. K. Likharev . CMOL FPGA circuits . In Proc. CDES'06 , pages 213 -- 219 , 2006 . D. B. Strukov and K. K. Likharev. CMOL FPGA circuits. In Proc. CDES'06, pages 213--219, 2006."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1166\/jnn.2007.18012","article-title":"Defect-tolerant architectures for nanoelectronic crossbar memories","volume":"7","author":"Strukov D. B.","year":"2007","unstructured":"D. B. Strukov and K. K. Likharev . Defect-tolerant architectures for nanoelectronic crossbar memories . J. Nanoscience and Nanotechnology , 7 : 151 -- 167 , Jan. 2007 . D. B. Strukov and K. K. Likharev. Defect-tolerant architectures for nanoelectronic crossbar memories. J. Nanoscience and Nanotechnology, 7:151--167, Jan. 2007.","journal-title":"J. Nanoscience and Nanotechnology"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2007.907841"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117221"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.808507"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1049\/mnl:20070034"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.v32:5"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1117\/12.631046"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2005.1499994"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2023"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1667803"}],"event":{"name":"ESWEEK 08: Fourth Embedded Systems Week","sponsor":["ACM Association for Computing Machinery","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Atlanta GA USA","acronym":"ESWEEK 08"},"container-title":["Proceedings of the 6th IEEE\/ACM\/IFIP international conference on Hardware\/Software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1450135.1450187","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1450135.1450187","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:55Z","timestamp":1750253395000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1450135.1450187"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10,19]]},"references-count":66,"alternative-id":["10.1145\/1450135.1450187","10.1145\/1450135"],"URL":"https:\/\/doi.org\/10.1145\/1450135.1450187","relation":{},"subject":[],"published":{"date-parts":[[2008,10,19]]},"assertion":[{"value":"2008-10-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}