{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,22]],"date-time":"2026-03-22T14:36:09Z","timestamp":1774190169635,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,10,25]],"date-time":"2008-10-25T00:00:00Z","timestamp":1224892800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,10,25]]},"DOI":"10.1145\/1454115.1454125","type":"proceedings-article","created":{"date-parts":[[2008,10,28]],"date-time":"2008-10-28T12:18:35Z","timestamp":1225196315000},"page":"52-61","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":33,"title":["Pangaea"],"prefix":"10.1145","author":[{"given":"Henry","family":"Wong","sequence":"first","affiliation":[{"name":"University of British Columbia, Vancouver, BC, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anne","family":"Bracy","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ethan","family":"Schuchman","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tor M.","family":"Aamodt","sequence":"additional","affiliation":[{"name":"University of British Columbia, Vancouver, BC, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jamison D.","family":"Collins","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Perry H.","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gautham","family":"Chinya","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ankur Khandelwal","family":"Groen","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong","family":"Jiang","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,10,25]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"GPGPU\n  : General Purpose Computation using Graphics Hardware. http:\/\/www.gpgpu.org.  GPGPU: General Purpose Computation using Graphics Hardware. http:\/\/www.gpgpu.org."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325119"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.36"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.51"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.15"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1015706.1015800"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/30350.30372"},{"key":"e_1_3_2_1_9_1","author":"Grochowski E.","year":"2006","unstructured":"E. Grochowski and M. Annavaram . Energy per Instruction Trends in Intel Microprocessors. Technology@Intel Magazine , March 2006 . E. Grochowski and M. Annavaram. Energy per Instruction Trends in Intel Microprocessors. Technology@Intel Magazine, March 2006.","journal-title":"Energy per Instruction Trends in Intel Microprocessors. Technology@Intel Magazine"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1032648.1033367"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCG.2006.9"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.29"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143497"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.233000"},{"key":"e_1_3_2_1_15_1","unstructured":"Intel. G45 Express Chipset. http:\/\/www.intel.com\/Assets\/PDF\/prodbrief\/319946.pdf.  Intel. G45 Express Chipset. http:\/\/www.intel.com\/Assets\/PDF\/prodbrief\/319946.pdf."},{"key":"e_1_3_2_1_16_1","volume-title":"IA Programmers Reference Manual","year":"2008","unstructured":"Intel. IA Programmers Reference Manual 2008 . http:\/\/www.intel.com\/products\/processor\/manuals\/index.htm. Intel. IA Programmers Reference Manual 2008. http:\/\/www.intel.com\/products\/processor\/manuals\/index.htm."},{"key":"e_1_3_2_1_17_1","unstructured":"Intel. Use MONITOR and MWAIT Streaming SIMD Extensions 3 Instructions. http:\/\/softwarecommunity.intel.com\/Wiki.  Intel. Use MONITOR and MWAIT Streaming SIMD Extensions 3 Instructions. http:\/\/softwarecommunity.intel.com\/Wiki."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/1148882.1148891"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956569"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006707"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152162"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192056"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216927"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232992"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188642"},{"key":"e_1_3_2_1_26_1","unstructured":"Microsoft. A Roadmap for DirectX. http:\/\/msdn.microsoft.com\/en-us\/library\/bb756949.aspx.  Microsoft. A Roadmap for DirectX. http:\/\/msdn.microsoft.com\/en-us\/library\/bb756949.aspx."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.6"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232999"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/363347.363368"},{"key":"e_1_3_2_1_31_1","unstructured":"Nvidia. Compute Unified Device Architecture (CUDA). http:\/\/developer.nvidia.com\/object\/cuda.html.  Nvidia. Compute Unified Device Architecture (CUDA). http:\/\/developer.nvidia.com\/object\/cuda.html."},{"key":"e_1_3_2_1_32_1","first-page":"21","volume-title":"State of the Art Reports","author":"Owens J. D.","year":"2005","unstructured":"J. D. Owens , D. Luebke , N. Govindaraju , M. Harris , J. Kr\u00fcger , A. E. Lefohn , and T. J. Purcell . A Survey of General-Purpose Computation on Graphics Hardware. In Eurographics 2005 , State of the Art Reports , pages 21 -- 51 , Aug. 2005 . J. D. Owens, D. Luebke, N. Govindaraju, M. Harris, J. Kr\u00fcger, A. E. Lefohn, and T. J. Purcell. A Survey of General-Purpose Computation on Graphics Hardware. In Eurographics 2005, State of the Art Reports, pages 21--51, Aug. 2005."},{"key":"e_1_3_2_1_33_1","volume-title":"The PeakStream Platform: High Productivity Software Development for Multi-core Processors","author":"Peakstream Inc.","year":"2006","unstructured":"Peakstream Inc. The PeakStream Platform: High Productivity Software Development for Multi-core Processors , 2006 . Peakstream Inc. The PeakStream Platform: High Productivity Software Development for Multi-core Processors, 2006."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1401132.1401153"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195515"},{"key":"e_1_3_2_1_36_1","author":"Uhlig R.","year":"1999","unstructured":"R. Uhlig , R. Fishtein , O. Gershon , I. Hirsh , and H. Wang . SoftSDV: A Pre-silicon Software Development Environment for the IA-64 Architecture. Intel Technology Journal, (Q4):14 , 1999 . R. Uhlig, R. Fishtein, O. Gershon, I. Hirsh, and H. Wang. SoftSDV: A Pre-silicon Software Development Environment for the IA-64 Architecture. Intel Technology Journal, (Q4):14, 1999.","journal-title":"Intel Technology Journal, (Q4):14"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/285930.286002"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250753"}],"event":{"name":"PACT '08: International Conference on Parallel Architectures and Compilation Techniques","location":"Toronto Ontario Canada","acronym":"PACT '08","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 17th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1454115.1454125","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1454115.1454125","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:39Z","timestamp":1750253379000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1454115.1454125"}},"subtitle":["a tightly-coupled IA32 heterogeneous chip multiprocessor"],"short-title":[],"issued":{"date-parts":[[2008,10,25]]},"references-count":36,"alternative-id":["10.1145\/1454115.1454125","10.1145\/1454115"],"URL":"https:\/\/doi.org\/10.1145\/1454115.1454125","relation":{},"subject":[],"published":{"date-parts":[[2008,10,25]]},"assertion":[{"value":"2008-10-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}