{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T18:30:59Z","timestamp":1776277859743,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,10,25]],"date-time":"2008-10-25T00:00:00Z","timestamp":1224892800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,10,25]]},"DOI":"10.1145\/1454115.1454141","type":"proceedings-article","created":{"date-parts":[[2008,10,28]],"date-time":"2008-10-28T12:18:35Z","timestamp":1225196315000},"page":"177-186","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":73,"title":["Multi-optimization power management for chip multiprocessors"],"prefix":"10.1145","author":[{"given":"Ke","family":"Meng","sequence":"first","affiliation":[{"name":"Northwestern University, Evanston, IL, USA"}]},{"given":"Russ","family":"Joseph","sequence":"additional","affiliation":[{"name":"Northwestern University, Evanston, IL, USA"}]},{"given":"Robert P.","family":"Dick","sequence":"additional","affiliation":[{"name":"Northwestern University, Evanston, IL, USA"}]},{"given":"Li","family":"Shang","sequence":"additional","affiliation":[{"name":"University of Colorado, Boulder, CO, USA"}]}],"member":"320","published-online":{"date-parts":[[2008,10,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320119"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/357456.357458"},{"key":"e_1_3_2_1_3_1","volume-title":"Sixth Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW)","author":"Binkert N. L.","year":"2003","unstructured":"N. L. Binkert , E. G. Hallnor , and S. K. Reinhardt . Network-oriented full-system simulation using M5 . In Sixth Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW) , February 2003 . N. L. Binkert, E. G. Hallnor, and S. K. Reinhardt. Network-oriented full-system simulation using M5. In Sixth Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW), February 2003."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876439"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859636"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545241"},{"key":"e_1_3_2_1_9_1","volume-title":"The 11th Recongurable Architectures Workshop (RAW 2004), held in conjunction with the 18th International Parallel and Distributed Processing Symposium","author":"Dhodapkar A.","year":"2004","unstructured":"A. Dhodapkar and J. E. Smith . Tuning recongurable microarchitectures for power efficiency . In The 11th Recongurable Architectures Workshop (RAW 2004), held in conjunction with the 18th International Parallel and Distributed Processing Symposium , April 2004 . A. Dhodapkar and J. E. Smith. Tuning recongurable microarchitectures for power efficiency. In The 11th Recongurable Architectures Workshop (RAW 2004), held in conjunction with the 18th International Parallel and Distributed Processing Symposium, April 2004."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956539"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168880"},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings of the 28th International Symposium on Computer Architecture (ISCA-28)","author":"Folegnani D.","year":"2001","unstructured":"D. Folegnani and A. Gonzalez . Reducing power consumption of the issue logic . In Proceedings of the 28th International Symposium on Computer Architecture (ISCA-28) , July 2001 . D. Folegnani and A. Gonzalez. Reducing power consumption of the issue logic. In Proceedings of the 28th International Symposium on Computer Architecture (ISCA-28), July 2001."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.535411"},{"key":"e_1_3_2_1_14_1","first-page":"11","volume-title":"Microprocessor Report","author":"Gwennap L.","year":"1996","unstructured":"L. Gwennap . Digital 21264 sets new standard . Microprocessor Report , pages 11 -- 16 , Oct. 28, 1996 . L. Gwennap. Digital 21264 sets new standard. Microprocessor Report, pages 11--16, Oct. 28, 1996."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360149"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956567"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006729"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250712"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013268"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956569"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.25"},{"issue":"2","key":"e_1_3_2_1_23_1","article-title":"Evaluation techniques for storage hierarchies","volume":"9","author":"Mattson R. L.","year":"1970","unstructured":"R. L. Mattson , J. Gecsei , D. R. Slutz , and I. L. Traiger . Evaluation techniques for storage hierarchies . IBM Journal of Research and Development , 9 ( 2 ), 1970 . R. L. Mattson, J. Gecsei, D. R. Slutz, and I. L. Traiger. Evaluation techniques for storage hierarchies. IBM Journal of Research and Development, 9(2), 1970.","journal-title":"IBM Journal of Research and Development"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859902"},{"key":"e_1_3_2_1_25_1","first-page":"247","volume-title":"Performance Evaluation and Benchmarking","author":"Mericas A.","year":"2006","unstructured":"A. Mericas . Performance monitoring on the power5 microprocessor . In Performance Evaluation and Benchmarking , pages 247 -- 266 . CRC Press , 2006 . A. Mericas. Performance monitoring on the power5 microprocessor. In Performance Evaluation and Benchmarking, pages 247--266. CRC Press, 2006."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250700"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024424"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821549"},{"key":"e_1_3_2_1_30_1","volume-title":"International Technology Roadmap for Semiconductors","author":"Semiconductor Industry Association","year":"2007","unstructured":"Semiconductor Industry Association . International Technology Roadmap for Semiconductors , 2007 . http:\/\/www.itrs.net\/Links\/2007ITRS\/Home2007.htm. Semiconductor Industry Association. International Technology Roadmap for Semiconductors, 2007. http:\/\/www.itrs.net\/Links\/2007ITRS\/Home2007.htm."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2006.357840"}],"event":{"name":"PACT '08: International Conference on Parallel Architectures and Compilation Techniques","location":"Toronto Ontario Canada","acronym":"PACT '08","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 17th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1454115.1454141","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1454115.1454141","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:39Z","timestamp":1750253379000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1454115.1454141"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10,25]]},"references-count":32,"alternative-id":["10.1145\/1454115.1454141","10.1145\/1454115"],"URL":"https:\/\/doi.org\/10.1145\/1454115.1454141","relation":{},"subject":[],"published":{"date-parts":[[2008,10,25]]},"assertion":[{"value":"2008-10-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}