{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:11:12Z","timestamp":1763467872418,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,10,25]],"date-time":"2008-10-25T00:00:00Z","timestamp":1224892800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,10,25]]},"DOI":"10.1145\/1454115.1454142","type":"proceedings-article","created":{"date-parts":[[2008,10,28]],"date-time":"2008-10-28T12:18:35Z","timestamp":1225196315000},"page":"187-196","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Multitasking workload scheduling on flexible-core chip multiprocessors"],"prefix":"10.1145","author":[{"given":"Divya P.","family":"Gulati","sequence":"first","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Changkyu","family":"Kim","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simha","family":"Sethumadhavan","sequence":"additional","affiliation":[{"name":"Columbia University, New York, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephen W.","family":"Keckler","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Doug","family":"Burger","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,10,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.36"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.51"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.85"},{"key":"e_1_3_2_1_5_1","first-page":"102","volume-title":"An Integrated Quad-Core Opteron(TM) Processor. In IEEE International Solid-State Circuits Conference","author":"Dorsey J.","year":"2007","unstructured":"J. Dorsey , S. Searles , M. Ciraula , E. Fang , S. Johnson , N. Bujanos , R. Kumar , D. Wu , M. Braganza , and S. Meyers . An Integrated Quad-Core Opteron(TM) Processor. In IEEE International Solid-State Circuits Conference , pages 102 -- 103 , February 2007 . J. Dorsey, S. Searles, M. Ciraula, E. Fang, S. Johnson, N. Bujanos, R. Kumar, D. Wu, M. Braganza, and S. Meyers. An Integrated Quad-Core Opteron(TM) Processor. In IEEE International Solid-State Circuits Conference, pages 102--103, February 2007."},{"key":"e_1_3_2_1_6_1","volume-title":"Workshop on Job Scheduling Strategies for Parallel Processing","author":"Feitelson D.","year":"2004","unstructured":"D. Feitelson , L. Rudolph , and U. Schwiegelshohn . Parallel Job Scheduling -- A Status Report . In Workshop on Job Scheduling Strategies for Parallel Processing , June 2004 . D. Feitelson, L. Rudolph, and U. Schwiegelshohn. Parallel Job Scheduling -- A Status Report. In Workshop on Job Scheduling Strategies for Parallel Processing, June 2004."},{"key":"e_1_3_2_1_7_1","volume-title":"Job Scheduling in Multiprogrammed Parallel Systems. Technical Report RC 19790 (87657)","author":"Feitelson D. G.","year":"1997","unstructured":"D. G. Feitelson . Job Scheduling in Multiprogrammed Parallel Systems. Technical Report RC 19790 (87657) , IBM Research , August 1997 . D. G. Feitelson. Job Scheduling in Multiprogrammed Parallel Systems. Technical Report RC 19790 (87657), IBM Research, August 1997."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/646379.689529"},{"key":"e_1_3_2_1_10_1","first-page":"236","volume-title":"Best of Both Latency and Throughput. In International Conference on Computer Design","author":"Grochowski E.","year":"2004","unstructured":"E. Grochowski , R. Ronen , J. Shen , and H. Wang . Best of Both Latency and Throughput. In International Conference on Computer Design , pages 236 -- 243 , October 2004 . E. Grochowski, R. Ronen, J. Shen, and H. Wang. Best of Both Latency and Throughput. In International Conference on Computer Design, pages 236--243, October 2004."},{"key":"e_1_3_2_1_11_1","volume-title":"Resource Allocation Problems: Algorithmic Approaches","author":"Ibaraki T.","year":"1988","unstructured":"T. Ibaraki and N. Katoh . Resource Allocation Problems: Algorithmic Approaches . MIT Press , 1988 . T. Ibaraki and N. Katoh. Resource Allocation Problems: Algorithmic Approaches. MIT Press, 1988."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250686"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331733"},{"key":"e_1_3_2_1_15_1","first-page":"81","volume-title":"Single-ISA Heterogeneous Multi-core Architectures: The Potential for Processor Power Reduction. In International Symposium on Microarchitecture","author":"Kumar R.","year":"2003","unstructured":"R. Kumar , K. Farkas , N. Jouppi , P. Ranganathan , and D. Tullsen . Single-ISA Heterogeneous Multi-core Architectures: The Potential for Processor Power Reduction. In International Symposium on Microarchitecture , pages 81 -- 92 , December 2003 . R. Kumar, K. Farkas, N. Jouppi, P. Ranganathan, and D. Tullsen. Single-ISA Heterogeneous Multi-core Architectures: The Potential for Processor Power Reduction. In International Symposium on Microarchitecture, pages 81--92, December 2003."},{"key":"e_1_3_2_1_16_1","first-page":"64","volume-title":"Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. In International Symposium on Computer Architecture","author":"Kumar R.","year":"2004","unstructured":"R. Kumar , D. M. Tullsen , P. Ranganathan , N. P. Jouppi , and K. I. Farkas . Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. In International Symposium on Computer Architecture , pages 64 -- 75 , June 2004 . R. Kumar, D. M. Tullsen, P. Ranganathan, N. P. Jouppi, and K. I. Farkas. Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. In International Symposium on Computer Architecture, pages 64--75, June 2004."},{"key":"e_1_3_2_1_17_1","first-page":"108","volume-title":"IEEE International Solid-State Circuits Conference","author":"Nawathe U.","year":"2007","unstructured":"U. Nawathe , M. Hassan , K. Yen , L. Warriner , B. Upputuri , D. Greenhill , A. Kumar , and H. Park . An 8-Core 64-Thread 64b Power-Efficient SPARC SoC . In IEEE International Solid-State Circuits Conference , pages 108 -- 109 , February 2007 . U. Nawathe, M. Hassan, K. Yen, L. Warriner, B. Upputuri, D. Greenhill, A. Kumar, and H. Park. An 8-Core 64-Thread 64b Power-Efficient SPARC SoC. In IEEE International Solid-State Circuits Conference, pages 108--109, February 2007."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859896"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261391"},{"key":"e_1_3_2_1_21_1","first-page":"98","volume-title":"IEEE International Solid-State Circuits Conference","author":"Vangal S.","year":"2007","unstructured":"S. Vangal , J. Howard , G. Ruhl , S. Dighe , H. Wilson , J. Tschanz , D. Finan , P. Iyer , A. Singh , T. Jacob , S. Jain , S. Venkataraman , Y. Hoskote , and N. Borkar . An 80-Tile 1.28 TFLOPS Network-on-Chip in 65nm CMOS . In IEEE International Solid-State Circuits Conference , pages 98 -- 99 , February 2007 . S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, P. Iyer, A. Singh, T. Jacob, S. Jain, S. Venkataraman, Y. Hoskote, and N. Borkar. An 80-Tile 1.28 TFLOPS Network-on-Chip in 65nm CMOS. In IEEE International Solid-State Circuits Conference, pages 98--99, February 2007."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346182"}],"event":{"name":"PACT '08: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Toronto Ontario Canada","acronym":"PACT '08"},"container-title":["Proceedings of the 17th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1454115.1454142","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1454115.1454142","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:39Z","timestamp":1750253379000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1454115.1454142"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10,25]]},"references-count":20,"alternative-id":["10.1145\/1454115.1454142","10.1145\/1454115"],"URL":"https:\/\/doi.org\/10.1145\/1454115.1454142","relation":{},"subject":[],"published":{"date-parts":[[2008,10,25]]},"assertion":[{"value":"2008-10-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}