{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:34:33Z","timestamp":1750307673464,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,10,25]],"date-time":"2008-10-25T00:00:00Z","timestamp":1224892800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,10,25]]},"DOI":"10.1145\/1454115.1454144","type":"proceedings-article","created":{"date-parts":[[2008,10,28]],"date-time":"2008-10-28T12:18:35Z","timestamp":1225196315000},"page":"197-207","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["Leveraging on-chip networks for data cache migration in chip multiprocessors"],"prefix":"10.1145","author":[{"given":"Noel","family":"Eisley","sequence":"first","affiliation":[{"name":"Princeton University, Princeton, NJ, USA"}]},{"given":"Li-Shiuan","family":"Peh","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ, USA"}]},{"given":"Li","family":"Shang","sequence":"additional","affiliation":[{"name":"University of Colorado - Boulder, Boulder, CO, USA"}]}],"member":"320","published-online":{"date-parts":[[2008,10,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.10"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232983"},{"key":"e_1_3_2_1_3_1","first-page":"13","volume-title":"Proc. of the 5th Workshop on Computer Architecture Evaluation Using Commercial Workloads","author":"Cain H.","year":"2006","unstructured":"H. Cain Precise and Accurate Processor Simulation . In Proc. of the 5th Workshop on Computer Architecture Evaluation Using Commercial Workloads , pp. 13 -- 22 , February , 2006 . H. Cain et al. Precise and Accurate Processor Simulation. In Proc. of the 5th Workshop on Computer Architecture Evaluation Using Commercial Workloads, pp. 13--22, February, 2006."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.17"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105742"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.39"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.27"},{"key":"e_1_3_2_1_8_1","first-page":"422","volume-title":"The Wisconsin Multicube: A New Large-Scale Cache-Coherent Multiprocessor. in Proc. of the 15th International Symposium on High Performance Computer Architecture","author":"Goodman J. R.","year":"1988","unstructured":"J. R. Goodman and P. J. Woest . The Wisconsin Multicube: A New Large-Scale Cache-Coherent Multiprocessor. in Proc. of the 15th International Symposium on High Performance Computer Architecture , pp. 422 -- 431 , June , 1988 . J. R. Goodman and P. J. Woest. The Wisconsin Multicube: A New Large-Scale Cache-Coherent Multiprocessor. in Proc. of the 15th International Symposium on High Performance Computer Architecture, pp. 422--431, June, 1988."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.848474"},{"key":"e_1_3_2_1_10_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J. L.","year":"2003","unstructured":"J. L. Hennessy and D. A. Patterson . Computer Architecture: A Quantitative Approach . San Francisco, CA, USA : Morgan Kaufmann Publishers , Inc., 2003 . J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. San Francisco, CA, USA: Morgan Kaufmann Publishers, Inc., 2003."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088154"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/846234.849251"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/237578.237583"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"issue":"2","key":"e_1_3_2_1_15_1","article-title":"CMP Implementation","volume":"10","author":"Mendelson A.","year":"2006","unstructured":"A. Mendelson CMP Implementation in Systems Based on the Intel Core Duo Processor. In Intel Technology Journal , Vol. 10 , No. 2 , May , 2006 . A. Mendelson et al. CMP Implementation in Systems Based on the Intel Core Duo Processor. In Intel Technology Journal, Vol. 10, No. 2, May, 2006.","journal-title":"Systems Based on the Intel Core Duo Processor. In Intel Technology Journal"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/74925.74944"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/248209.237140"},{"key":"e_1_3_2_1_18_1","volume-title":"No. 93\/5","author":"Wilton S. J. E.","year":"1994","unstructured":"S. J. E. Wilton and N. P. Jouppi . An Enhanced Access and Cycle Time Model for on-Chip Caches. DECWestern Research Laboratory , No. 93\/5 , 1994 . S. J. E. Wilton and N. P. Jouppi. An Enhanced Access and Cycle Time Model for on-Chip Caches. DECWestern Research Laboratory, No. 93\/5, 1994."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"},{"key":"e_1_3_2_1_22_1","unstructured":"http:\/\/www-128.ibm.com\/developerworks\/power\/library\/paexpert1.html  http:\/\/www-128.ibm.com\/developerworks\/power\/library\/paexpert1.html"},{"key":"e_1_3_2_1_23_1","unstructured":"http:\/\/www-flash.stanford.edu\/apps\/SPLASH\/  http:\/\/www-flash.stanford.edu\/apps\/SPLASH\/"},{"key":"e_1_3_2_1_24_1","unstructured":"http:\/\/www.intel.com\/multi-core\/  http:\/\/www.intel.com\/multi-core\/"},{"key":"e_1_3_2_1_25_1","unstructured":"http:\/\/www.sun.com\/processors\/throughput\/  http:\/\/www.sun.com\/processors\/throughput\/"},{"key":"e_1_3_2_1_26_1","unstructured":"http:\/\/www.virtutech.com\/  http:\/\/www.virtutech.com\/"}],"event":{"name":"PACT '08: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Toronto Ontario Canada","acronym":"PACT '08"},"container-title":["Proceedings of the 17th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1454115.1454144","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1454115.1454144","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:39Z","timestamp":1750253379000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1454115.1454144"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10,25]]},"references-count":25,"alternative-id":["10.1145\/1454115.1454144","10.1145\/1454115"],"URL":"https:\/\/doi.org\/10.1145\/1454115.1454144","relation":{},"subject":[],"published":{"date-parts":[[2008,10,25]]},"assertion":[{"value":"2008-10-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}