{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T08:35:44Z","timestamp":1777106144160,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,10,25]],"date-time":"2008-10-25T00:00:00Z","timestamp":1224892800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,10,25]]},"DOI":"10.1145\/1454115.1454145","type":"proceedings-article","created":{"date-parts":[[2008,10,28]],"date-time":"2008-10-28T12:18:35Z","timestamp":1225196315000},"page":"208-219","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":220,"title":["Adaptive insertion policies for managing shared caches"],"prefix":"10.1145","author":[{"given":"Aamer","family":"Jaleel","sequence":"first","affiliation":[{"name":"Intel Corporation, Hudson, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William","family":"Hasenplaugh","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Moinuddin","family":"Qureshi","sequence":"additional","affiliation":[{"name":"IBM T. J. Watson Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julien","family":"Sebot","sequence":"additional","affiliation":[{"name":"Intel Israel Design Center, Haifa, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"suffix":"Jr.","given":"Simon","family":"Steely","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joel","family":"Emer","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hudson, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,10,25]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Intel Corporation. Next leap in microprocessor architecture: Intel core duo. White paper. http:\/\/ces2006.akamai.com.edgesuite.net\/yonahassets\/CoreDuo_WhitePaper.pdf.  Intel Corporation. Next leap in microprocessor architecture: Intel core duo. White paper. http:\/\/ces2006.akamai.com.edgesuite.net\/yonahassets\/CoreDuo_WhitePaper.pdf."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/986537.986601"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1274971.1275005"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"key":"e_1_3_2_1_5_1","volume-title":"MoBS","author":"Jaleel A.","year":"2008","unstructured":"A. Jaleel , R. S. Cohn , C. K. Luk , and B. Jacob . CMP$im: A Pin-Based On-The-Fly Multi-Core Cache Simulator . In MoBS , 2008 . A. Jaleel, R. S. Cohn, C. K. Luk, and B. Jacob. CMP$im: A Pin-Based On-The-Fly Multi-Core Cache Simulator. In MoBS, 2008."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025127.1026001"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_3_2_1_10_1","first-page":"164","volume-title":"ISPASS","author":"Luo K.","year":"2001","unstructured":"K. Luo , J. Gummaraju , and M. Franklin . Balancing throughput and fairness in smt processors . In ISPASS , pages 164 -- 171 , 2001 . K. Luo, J. Gummaraju, and M. Franklin. Balancing throughput and fairness in smt processors. In ISPASS, pages 164--171, 2001."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250671"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.165388"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"e_1_3_2_1_19_1","volume-title":"IBM Technical White Paper","author":"Tendler J.","year":"2001","unstructured":"J. Tendler , S. Dodson , S. Fields , H. Le , and B. Sinharoy . POWER4 system microarchitecture . IBM Technical White Paper , Oct. 2001 . J. Tendler, S. Dodson, S. Fields, H. Le, and B. Sinharoy. POWER4 system microarchitecture. IBM Technical White Paper, Oct. 2001."}],"event":{"name":"PACT '08: International Conference on Parallel Architectures and Compilation Techniques","location":"Toronto Ontario Canada","acronym":"PACT '08","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 17th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1454115.1454145","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1454115.1454145","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:40Z","timestamp":1750253380000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1454115.1454145"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10,25]]},"references-count":19,"alternative-id":["10.1145\/1454115.1454145","10.1145\/1454115"],"URL":"https:\/\/doi.org\/10.1145\/1454115.1454145","relation":{},"subject":[],"published":{"date-parts":[[2008,10,25]]},"assertion":[{"value":"2008-10-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}