{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,20]],"date-time":"2026-01-20T09:27:14Z","timestamp":1768901234896,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,10,25]],"date-time":"2008-10-25T00:00:00Z","timestamp":1224892800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,10,25]]},"DOI":"10.1145\/1454115.1454148","type":"proceedings-article","created":{"date-parts":[[2008,10,28]],"date-time":"2008-10-28T12:18:35Z","timestamp":1225196315000},"page":"230-239","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["An adaptive resource partitioning algorithm for SMT processors"],"prefix":"10.1145","author":[{"given":"Huaping","family":"Wang","sequence":"first","affiliation":[{"name":"University of Massachusetts, Amherst, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Israel","family":"Koren","sequence":"additional","affiliation":[{"name":"University of Massachusetts, Amherst, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C. Mani","family":"Krishna","sequence":"additional","affiliation":[{"name":"University of Massachusetts, Amherst, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,10,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139710"},{"key":"e_1_3_2_1_4_1","first-page":"49","volume-title":"High Performance Computer Architecture","author":"Yamamoto W.","year":"1995","unstructured":"W. Yamamoto and M. Nemirovsky , \" Increasing Superscalar Performance Through Multistreaming,\" Proc. First Int'l Symp . High Performance Computer Architecture , pp. 49 -- 58 , June 1995 . W. Yamamoto and M. Nemirovsky, \"Increasing Superscalar Performance Through Multistreaming,\" Proc. First Int'l Symp. High Performance Computer Architecture, pp. 49--58, June 1995."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.621209"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39707-6_6"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.17"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.25"},{"key":"e_1_3_2_1_9_1","first-page":"31","volume-title":"High Performance Computer Architecture","author":"El-Moursy A.","year":"2003","unstructured":"A. El-Moursy and D. H. Albonesi , \" Front-End Policies for Improved Issue Efficiency in SMT Processors,\" Proc. 9th Int'l Symp . High Performance Computer Architecture , pp. 31 -- 40 , Feb. 2003 . A. El-Moursy and D. H. Albonesi, \"Front-End Policies for Improved Issue Efficiency in SMT Processors,\" Proc. 9th Int'l Symp. High Performance Computer Architecture, pp. 31--40, Feb. 2003."},{"key":"e_1_3_2_1_10_1","first-page":"164","volume-title":"Performance Analysis of Systems and Software","author":"Luo K.","year":"2001","unstructured":"K. Luo , J. Gummaraju , and M. Franklin , \" Balancing Throughout and Fairness in SMT Processors,\" Proc. Int'l Symp . Performance Analysis of Systems and Software , pp. 164 -- 171 , Nov. 2001 . K. Luo, J. Gummaraju, and M. Franklin, \"Balancing Throughout and Fairness in SMT Processors,\" Proc. Int'l Symp. Performance Analysis of Systems and Software, pp. 164--171, Nov. 2001."},{"issue":"1","key":"e_1_3_2_1_11_1","first-page":"4","article-title":"Hyper-Threading Technology Architecture and Microarchitecture","volume":"6","author":"Marr D. T.","year":"2002","unstructured":"D. T. Marr , F. Binns , D. L. Hill , G. Hinton , D. A. Koufaty , J. A. Miller , and M. Upton , \" Hyper-Threading Technology Architecture and Microarchitecture ,\" Intel Technology J. , vol. 6 , no. 1 , pp. 4 -- 15 , Feb. 2002 . D. T. Marr, F. Binns, D. L. Hill, G. Hinton, D. A. Koufaty, J. A. Miller, and M. Upton, \"Hyper-Threading Technology Architecture and Microarchitecture,\" Intel Technology J., vol. 6, no. 1, pp. 4--15, Feb. 2002.","journal-title":"Intel Technology J."},{"key":"e_1_3_2_1_12_1","first-page":"15","volume-title":"Parallel Architecture and Compilation Techniques","author":"Raasch S. E.","year":"2003","unstructured":"S. E. Raasch and S. K. Reinhardt , \" The Impact of Resource Partitioning on SMT Processors,\" Proc. 12th Int'l Conf . Parallel Architecture and Compilation Techniques , pp. 15 -- 26 , Sept. 2003 . S. E. Raasch and S. K. Reinhardt, \"The Impact of Resource Partitioning on SMT Processors,\" Proc. 12th Int'l Conf. Parallel Architecture and Compilation Techniques, pp. 15--26, Sept. 2003."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152192"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511343"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224449"},{"key":"e_1_3_2_1_17_1","first-page":"318","volume-title":"Microarchitecture","author":"Tullsen D. M.","year":"2001","unstructured":"D. M. Tullsen and J. A. Brown , \" Handling Long-latency Loads in a Simultaneous Multithreading Processor,\" Proc. 34th Int'l Symp . Microarchitecture , pp. 318 -- 327 , Dec. 2001 . D. M. Tullsen and J. A. Brown, \"Handling Long-latency Loads in a Simultaneous Multithreading Processor,\" Proc. 34th Int'l Symp. Microarchitecture, pp. 318--327, Dec. 2001."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"e_1_3_2_1_19_1","first-page":"112","volume-title":"Performance Analysis of Systems and Software","author":"Wang H.","year":"2006","unstructured":"H. Wang , Y. Guo , I. Koren , and C. M. Krishna , \" Compiler-Based Adaptive Fetch Throttling for Energy Efficiency,\" Proc. Int'l Symp . Performance Analysis of Systems and Software , pp. 112 -- 119 , Mar. 2006 . H. Wang, Y. Guo, I. Koren, and C. M. Krishna, \"Compiler-Based Adaptive Fetch Throttling for Energy Efficiency,\" Proc. Int'l Symp. Performance Analysis of Systems and Software, pp. 112--119, Mar. 2006."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.154"}],"event":{"name":"PACT '08: International Conference on Parallel Architectures and Compilation Techniques","location":"Toronto Ontario Canada","acronym":"PACT '08","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 17th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1454115.1454148","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1454115.1454148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:40Z","timestamp":1750253380000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1454115.1454148"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10,25]]},"references-count":18,"alternative-id":["10.1145\/1454115.1454148","10.1145\/1454115"],"URL":"https:\/\/doi.org\/10.1145\/1454115.1454148","relation":{},"subject":[],"published":{"date-parts":[[2008,10,25]]},"assertion":[{"value":"2008-10-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}