{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:11:35Z","timestamp":1763467895522,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":37,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,10,25]],"date-time":"2008-10-25T00:00:00Z","timestamp":1224892800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,10,25]]},"DOI":"10.1145\/1454115.1454149","type":"proceedings-article","created":{"date-parts":[[2008,10,28]],"date-time":"2008-10-28T12:18:35Z","timestamp":1225196315000},"page":"240-249","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":65,"title":["Meeting points"],"prefix":"10.1145","author":[{"given":"Qiong","family":"Cai","sequence":"first","affiliation":[{"name":"Intel Barcelona Research Center, Barcelona, Spain"}]},{"given":"Jos\u00e9","family":"Gonz\u00e1lez","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Barcelona, Spain"}]},{"given":"Ryan","family":"Rakvic","sequence":"additional","affiliation":[{"name":"United States Naval Academy, Annapolis, Maryland, USA"}]},{"given":"Grigorios","family":"Magklis","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Barcelona, Spain"}]},{"given":"Pedro","family":"Chaparro","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Barcelona, Spain"}]},{"given":"Antonio","family":"Gonz\u00e1lez","sequence":"additional","affiliation":[{"name":"Intel Barcelona Research Center, Barcelona, Spain"}]}],"member":"320","published-online":{"date-parts":[[2008,10,25]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/ISCA.2005.51"},{"key":"e_1_3_2_1_2_1","volume-title":"Openmp application program interface","author":"Architecture Review Board MP","year":"2005","unstructured":"Open MP Architecture Review Board . Openmp application program interface , 2005 . OpenMP Architecture Review Board. Openmp application program interface, 2005."},{"key":"e_1_3_2_1_3_1","volume-title":"Intel White Paper","author":"Borkar S. Y.","year":"2015","unstructured":"S. Y. Borkar . Platform 2015 : Intel processor and platform evolution for the next decode . Intel White Paper , 2005 S. Y. Borkar. Platform 2015: Intel processor and platform evolution for the next decode. Intel White Paper, 2005"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/342001.339657"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.5555\/795694.798057"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/MICRO.2004.17"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/T-C.1973.223730"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1109\/TPDS.2007.1092"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/378239.378256"},{"issue":"2","key":"e_1_3_2_1_10_1","volume":"9","author":"Intel Corporation","year":"2005","unstructured":"Intel Corporation . Computer intenstive, highly parallel application and uses. Intel Technology Journal , 9 ( 2 ), 2005 . Intel Corporation. Computer intenstive, highly parallel application and uses. Intel Technology Journal, 9(2), 2005.","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_11_1","volume-title":"Intel's tera-scale research prepares for tens, hundreds of cores","author":"Intel Corporation","year":"2006","unstructured":"Intel Corporation . Intel's tera-scale research prepares for tens, hundreds of cores , 2006 . Intel Corporation. Intel's tera-scale research prepares for tens, hundreds of cores, 2006."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.5555\/822080.822816"},{"key":"e_1_3_2_1_13_1","volume-title":"Technical overview of the 45nm next generation intel core microarchitecture (penryn)","author":"Fischer S.","year":"2007","unstructured":"S. Fischer . Technical overview of the 45nm next generation intel core microarchitecture (penryn) , 2007 . S. Fischer. Technical overview of the 45nm next generation intel core microarchitecture (penryn), 2007."},{"key":"e_1_3_2_1_14_1","first-page":"41","author":"Fischer T.","year":"2006","unstructured":"T. Fischer , J. Desai , B. Doyle , S. Naffziger , and B. Patella . A 90-nm variable frequency clock system for a power-managed itanium architecture processor. IEEE Journal of Solid-State Circuits , 41 , 2006 . T. Fischer, J. Desai, B. Doyle, S. Naffziger, and B. Patella. A 90-nm variable frequency clock system for a power-managed itanium architecture processor. IEEE Journal of Solid-State Circuits, 41, 2006.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"2","key":"e_1_3_2_1_15_1","volume":"7","author":"Gochman S.","year":"2003","unstructured":"S. Gochman , R. Ronen , I. Anati , A. Berkovits , T. Kurts , A. Naveh , A. Saeed , Z. Sperber , and R. Valentine . The intel pentium m processor: Microarchitecture and performance. Intel Technology Journal , 7 ( 2 ), 2003 . S. Gochman, R. Ronen, I. Anati, A. Berkovits, T. Kurts, A. Naveh, A. Saeed, Z. Sperber, and R. Valentine. The intel pentium m processor: Microarchitecture and performance. Intel Technology Journal, 7(2), 2003.","journal-title":"The intel pentium m processor: Microarchitecture and performance. Intel Technology Journal"},{"key":"e_1_3_2_1_16_1","first-page":"40","author":"Hazucha P.","year":"2005","unstructured":"P. Hazucha , T. Karnik , B.A. Bloechel , C. Parsons , D. Finan , and S. Borkar . Area-efficient linear regulator with ultra-fast load regulation. Solid-State Circuits, IEEE Journal of , 40 , 2005 . P. Hazucha, T. Karnik, B.A. Bloechel, C. Parsons, D. Finan, and S. Borkar. Area-efficient linear regulator with ultra-fast load regulation. Solid-State Circuits, IEEE Journal of, 40, 2005.","journal-title":"Area-efficient linear regulator with ultra-fast load regulation. Solid-State Circuits, IEEE Journal of"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1109\/NEWCAS.2005.1496686"},{"key":"e_1_3_2_1_18_1","volume-title":"Solid-State Circuits Conference","author":"Hu Chenming","year":"1994","unstructured":"Chenming Hu . Low-voltage cmos device scaling . Solid-State Circuits Conference , 1994 . Chenming Hu. Low-voltage cmos device scaling. Solid-State Circuits Conference, 1994."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/545214.545233"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.5555\/827272.829142"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1109\/MM.2005.35"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.5555\/956417.956569"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.5555\/998680.1006707"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1109\/HPCA.2004.10018"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1109\/IPDPS.2005.211"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.1145\/378420.378429"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_27_1","DOI":"10.1145\/1165573.1165586"},{"key":"e_1_3_2_1_28_1","volume-title":"International Conference on Computer Design","author":"Magklis G","year":"2004","unstructured":"G Magklis , J. Gonzalez , and A. Gonzalez . Frontend frequency-voltage adaptation for optimal energy-delay2 . International Conference on Computer Design , 2004 . G Magklis, J. Gonzalez, and A. Gonzalez. Frontend frequency-voltage adaptation for optimal energy-delay2. International Conference on Computer Design, 2004."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_29_1","DOI":"10.1145\/277830.277850"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_30_1","DOI":"10.1109\/ISCAS.2000.855983"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_31_1","DOI":"10.1145\/248209.237140"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_32_1","DOI":"10.1109\/L-CA.2004.9"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_33_1","DOI":"10.1109\/ASYNC.2004.1299297"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_34_1","DOI":"10.1145\/232974.232993"},{"issue":"4","key":"e_1_3_2_1_35_1","volume":"3","author":"Uhlig R.","year":"1999","unstructured":"R. Uhlig , R. Fishtein , O. Gershon , I. Hirsh , and H. Wang . Softsdv: A pre-silicon software development environment for the ia-64 architecture. Intel Technology Journal , 3 ( 4 ), 1999 . R. Uhlig, R. Fishtein, O. Gershon, I. Hirsh, and H. Wang. Softsdv: A pre-silicon software development environment for the ia-64 architecture. Intel Technology Journal, 3(4), 1999.","journal-title":"Intel Technology Journal"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_36_1","DOI":"10.1109\/HPCA.2005.43"},{"key":"e_1_3_2_1_37_1","volume-title":"The 2nd International Workshop on OpenMP (IWOMP)","author":"Zhu W.","year":"2006","unstructured":"W. Zhu , J. del Cuvillo , and G. R. Gao . Performance characteristics of openmp language constructs on a many-core-on-a-chip architecuture . The 2nd International Workshop on OpenMP (IWOMP) , 2006 . W. Zhu, J. del Cuvillo, and G. R. Gao. Performance characteristics of openmp language constructs on a many-core-on-a-chip architecuture. The 2nd International Workshop on OpenMP (IWOMP), 2006."}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"acronym":"PACT '08","name":"PACT '08: International Conference on Parallel Architectures and Compilation Techniques","location":"Toronto Ontario Canada"},"container-title":["Proceedings of the 17th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1454115.1454149","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1454115.1454149","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:40Z","timestamp":1750253380000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1454115.1454149"}},"subtitle":["using thread criticality to adapt multicore hardware to parallel regions"],"short-title":[],"issued":{"date-parts":[[2008,10,25]]},"references-count":37,"alternative-id":["10.1145\/1454115.1454149","10.1145\/1454115"],"URL":"https:\/\/doi.org\/10.1145\/1454115.1454149","relation":{},"subject":[],"published":{"date-parts":[[2008,10,25]]},"assertion":[{"value":"2008-10-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}