{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:34:34Z","timestamp":1750307674497,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,10,25]],"date-time":"2008-10-25T00:00:00Z","timestamp":1224892800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,10,25]]},"DOI":"10.1145\/1454115.1454156","type":"proceedings-article","created":{"date-parts":[[2008,10,28]],"date-time":"2008-10-28T12:18:35Z","timestamp":1225196315000},"page":"292-302","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":38,"title":["Hybrid access-specific software cache techniques for the cell BE architecture"],"prefix":"10.1145","author":[{"given":"Marc","family":"Gonz\u00e0lez","sequence":"first","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikola","family":"Vujic","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xavier","family":"Martorell","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduard","family":"Ayguad\u00e9","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandre E.","family":"Eichenberger","sequence":"additional","affiliation":[{"name":"T.J. Watson IBM Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tong","family":"Chen","sequence":"additional","affiliation":[{"name":"T.J. Watson IBM Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zehra","family":"Sura","sequence":"additional","affiliation":[{"name":"T.J. Watson IBM Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tao","family":"Zhang","sequence":"additional","affiliation":[{"name":"T.J. Watson IBM Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"O'Brien","sequence":"additional","affiliation":[{"name":"T.J. Watson IBM Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kathryn","family":"O'Brien","sequence":"additional","affiliation":[{"name":"T.J. Watson IBM Research Center, Yorktown Heights, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,10,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.451.0059"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.49"},{"key":"e_1_3_2_1_3_1","volume-title":"The Design and Implementation of a First-Generation CELL Processor,\" in the Proceedings of the IEEE International Solid-State Circuits Conference","author":"Pham D.","year":"2005","unstructured":"D. Pham , \" The Design and Implementation of a First-Generation CELL Processor,\" in the Proceedings of the IEEE International Solid-State Circuits Conference , 2005 . D. Pham et al., \"The Design and Implementation of a First-Generation CELL Processor,\" in the Proceedings of the IEEE International Solid-State Circuits Conference, 2005."},{"key":"e_1_3_2_1_4_1","first-page":"17","article-title":"A Novel SIMD Architecture for the CELL Heterogeneous Chip-Multiprocessor","author":"Gschwind M.","year":"2005","unstructured":"M. Gschwind , \" A Novel SIMD Architecture for the CELL Heterogeneous Chip-Multiprocessor ,\" In Hot Chips 17 , 2005 . M. Gschwind et al., \"A Novel SIMD Architecture for the CELL Heterogeneous Chip-Multiprocessor,\" In Hot Chips 17, 2005.","journal-title":"Hot Chips"},{"key":"e_1_3_2_1_5_1","volume-title":"Optimizing the use of static buffers for DMA on a Cell chip,\" in the Proceedings of the International Workshop on Languages and Compilers for Parallel Computing","author":"Chen T.","year":"2006","unstructured":"T. Chen , \" Optimizing the use of static buffers for DMA on a Cell chip,\" in the Proceedings of the International Workshop on Languages and Compilers for Parallel Computing , 2006 . T. Chen et al., \"Optimizing the use of static buffers for DMA on a Cell chip,\" in the Proceedings of the International Workshop on Languages and Compilers for Parallel Computing, 2006."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.33"},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the Annual International Symposium on Microarchitecture","author":"Witchel E.","year":"2001","unstructured":"E. Witchel Proceedings of the Annual International Symposium on Microarchitecture , , 2001 . E. Witchel et al. \"Direct Addressed Caches for Reduced Power Consumption,\" in the Proceedings of the Annual International Symposium on Microarchitecture, , 2001."},{"key":"e_1_3_2_1_9_1","volume-title":"Hot Pages: Software Caching for Raw Microprocessors,\" MIT-LCS Technical Memo LCS-TM-599","author":"Moritz C. A.","year":"1999","unstructured":"C. A. Moritz , \" Hot Pages: Software Caching for Raw Microprocessors,\" MIT-LCS Technical Memo LCS-TM-599 , 1999 . C. A. Moritz et al., \"Hot Pages: Software Caching for Raw Microprocessors,\" MIT-LCS Technical Memo LCS-TM-599, 1999."},{"volume-title":"SoftCache: A Technique for Power and Area Reduction in Embedded Systems,\" CERCS","author":"Fryman J. B.","key":"e_1_3_2_1_10_1","unstructured":"J. B. Fryman , \" SoftCache: A Technique for Power and Area Reduction in Embedded Systems,\" CERCS ; GIT-CERCS- 03-06 J. B. Fryman et al., \"SoftCache: A Technique for Power and Area Reduction in Embedded Systems,\" CERCS; GIT-CERCS-03-06"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168894"},{"key":"e_1_3_2_1_12_1","volume-title":"FlexCache: A framework for flexible compiler generated data caching,\" in the Proceedings of the 2nd Workshop on Intelligent Memory Systems","author":"Moritz C. A.","year":"2000","unstructured":"C. A. Moritz , \" FlexCache: A framework for flexible compiler generated data caching,\" in the Proceedings of the 2nd Workshop on Intelligent Memory Systems , 2000 . C. A. Moritz et al., \"FlexCache: A framework for flexible compiler generated data caching,\" in the Proceedings of the 2nd Workshop on Intelligent Memory Systems, 2000."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151085"},{"issue":"4","key":"e_1_3_2_1_14_1","article-title":"POWER 5 system micro-architecture","volume":"49","author":"Sinharoy B.","year":"2005","unstructured":"B. Sinharoy , \" POWER 5 system micro-architecture ,\" IBM Journal of Research and Development , Vol. 49 , No. 4\/5 , 2005 . B. Sinharoy et al., \"POWER 5 system micro-architecture,\" IBM Journal of Research and Development, Vol. 49, No. 4\/5, 2005.","journal-title":"IBM Journal of Research and Development"},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of the First International Workshop on OpenMP","author":"Hoeflinger J.","year":"2005","unstructured":"J. Hoeflinger and B. de Supinski , \"The Open MP Memory Model ,\" in the Proceedings of the First International Workshop on OpenMP , 2005 . J. Hoeflinger and B. de Supinski, \"The OpenMP Memory Model,\" in the Proceedings of the First International Workshop on OpenMP, 2005."},{"key":"e_1_3_2_1_16_1","volume-title":"IBM BladeCenter QS21 Hardware Performance,\" IBM Technical White Paper WP101245","author":"Altevogt P.","year":"2008","unstructured":"P. Altevogt , \" IBM BladeCenter QS21 Hardware Performance,\" IBM Technical White Paper WP101245 , 2008 . P. Altevogt et al., \"IBM BladeCenter QS21 Hardware Performance,\" IBM Technical White Paper WP101245, 2008."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375570"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356079"}],"event":{"name":"PACT '08: International Conference on Parallel Architectures and Compilation Techniques","sponsor":["ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Toronto Ontario Canada","acronym":"PACT '08"},"container-title":["Proceedings of the 17th international conference on Parallel architectures and compilation techniques"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1454115.1454156","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1454115.1454156","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:40Z","timestamp":1750253380000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1454115.1454156"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10,25]]},"references-count":17,"alternative-id":["10.1145\/1454115.1454156","10.1145\/1454115"],"URL":"https:\/\/doi.org\/10.1145\/1454115.1454156","relation":{},"subject":[],"published":{"date-parts":[[2008,10,25]]},"assertion":[{"value":"2008-10-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}