{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:33:27Z","timestamp":1762032807153,"version":"3.41.0"},"reference-count":37,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2009,1]]},"abstract":"<jats:p>This article describes several multiplexer-based interconnection strategies designed to improve energy consumption of stripe-based coarse-grain reconfigurable fabrics. Application requirements for the architecture as well as two dense subgraphs are extracted from a suite of signal and image processing benchmarks. These statistics are used to drive the strategy of the composition of multiplexer-based interconnect. The article compares interconnects that are fully connected between stripes, those with a cardinality of 8:1 to 4:1, and extensions that provide a 5:1 cardinality, limited 6:1 cardinality, and hybrids between 5:1 and 3:1 cardinalities. Additionally, dedicated vertical routes are considered replacing some computational units with dedicated pass-gates. Using a fabric interconnect model (FIM) written in XML, we demonstrate that fabric instances and mappers can be automatically generated using a Web-based design flow. Upon testing these instances, we found that using an 8:1 cardinality interconnect with 33% of the computational units replaced with dedicated pass-gates provided the best energy versus mappability tradeoff, resulting in a 50% energy improvement over fully connected rows and 20% energy improvement over an 8:1 cardinality interconnect without dedicated vertical routes.<\/jats:p>","DOI":"10.1145\/1455229.1455240","type":"journal-article","created":{"date-parts":[[2009,1,29]],"date-time":"2009-01-29T13:48:36Z","timestamp":1233236916000},"page":"1-32","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Interconnect customization for a hardware fabric"],"prefix":"10.1145","volume":"14","author":[{"given":"Gayatri","family":"Mehta","sequence":"first","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Justin","family":"Stander","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mustafa","family":"Baz","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brady","family":"Hunsaker","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex K.","family":"Jones","sequence":"additional","affiliation":[{"name":"University of Pittsburgh, Pittsburgh, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,1,23]]},"reference":[{"volume-title":"Proceedings of the IEEE International Conference on Computer Design.","author":"Aggarwal A. A.","key":"e_1_2_1_1_1"},{"key":"e_1_2_1_2_1","unstructured":"Baz M. Hunsaker B. Mehta G. Stander J. and Jones A. K. 2007. Mapping and design of a hardware fabric. Tech. rep. 07-1 University of Pittsburgh Department of Industrial Engineering.  Baz M. Hunsaker B. Mehta G. Stander J. and Jones A. K. 2007. Mapping and design of a hardware fabric. Tech. rep. 07-1 University of Pittsburgh Department of Industrial Engineering."},{"key":"e_1_2_1_3_1","unstructured":"Baz M. Hunsaker B. Mehta G. Stander J. and Jones A. K. 2008. Application mapping onto a coarse-grained computational device. Europ. Jour. Operat. Resear. To appear.  Baz M. Hunsaker B. Mehta G. Stander J. and Jones A. K. 2008. Application mapping onto a coarse-grained computational device. Europ. Jour. Operat. Resear. To appear."},{"volume-title":"Proceedings of the Reconfigurable Architecture Workshop.","author":"Benoit P.","key":"e_1_2_1_4_1"},{"volume-title":"Proceedings of the IEEE Symposium on Circuits and Systems.","author":"Bilavarn S.","key":"e_1_2_1_5_1"},{"volume-title":"Proceedings of the Reconfigurable Architectures Workshop (RAW).","author":"Bossuet L.","key":"e_1_2_1_6_1"},{"key":"e_1_2_1_7_1","unstructured":"Bray T. Paoli J. C. M. Sperberg-McQueen E. M. and Yergeau F. 2006. Extensible markup language (xml) 1.0 (fourth edition)\u2014origin and goals. Tech. rep. 20060816 World Wide Web Consortium.  Bray T. Paoli J. C. M. Sperberg-McQueen E. M. and Yergeau F. 2006. Extensible markup language (xml) 1.0 (fourth edition)\u2014origin and goals. Tech. rep. 20060816 World Wide Web Consortium."},{"volume-title":"Proceedings of the International Conference on Computer-Aided Design (CCAD). IEEE Press, 172--179","author":"Brisk P.","key":"e_1_2_1_8_1"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968307"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344687"},{"volume-title":"Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines.","author":"Ebeling C.","key":"e_1_2_1_11_1"},{"volume-title":"Proceedings of the 6th International Workshop on Field-Programmable Logic and Applications.","author":"Ebeling C.","key":"e_1_2_1_12_1"},{"volume-title":"Proceedings of the Field-Programmable Logic and Applications Forum on Design Language.","author":"Enzler R.","key":"e_1_2_1_13_1"},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE). European Design and Automation Association, 3001 Belgium, 233--238","author":"Fanucci L.","key":"e_1_2_1_14_1"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/358668.358697"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"volume-title":"Proceedings of the NATO RTO Symposium on System Concepts and Integration.","year":"1998","author":"Singh","key":"e_1_2_1_17_1"},{"volume-title":"IEEE Symposium on FPGAs for Custom Computing Machines (FCCM). 87--96","author":"Hauck S.","key":"e_1_2_1_18_1"},{"volume-title":"Garp: A MIPS processor with a reconfigurable coprocessor. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines","year":"1997","author":"Hauser J. R.","key":"e_1_2_1_19_1"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1155\/ASP\/2006\/46472"},{"volume-title":"Proceedings of the International Conference on VLSI Design.","author":"Jain M. K.","key":"e_1_2_1_21_1"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046207"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1165780.1165785"},{"volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference.","author":"Kaviani A.","key":"e_1_2_1_24_1"},{"key":"e_1_2_1_25_1","unstructured":"Levine B. 2005. Haste: Hybrid architectures with a single transformable executable Ph.D. dissertation Department of Electrical and Computer Engineering Carnegie Mellon University. http:\/\/www.ece.cmu.edu\/~blevine\/pubs.htm.  Levine B. 2005. Haste: Hybrid architectures with a single transformable executable Ph.D. dissertation Department of Electrical and Computer Engineering Carnegie Mellon University. http:\/\/www.ece.cmu.edu\/~blevine\/pubs.htm."},{"volume-title":"Piperench: Power & performance evaluation of a programmable pipelined datapath. Hot Chips 14","year":"2002","author":"Levine B.","key":"e_1_2_1_26_1"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829819"},{"volume-title":"Proceedings of the IPDPS Reconfigurable Architectures Workshop (RAW).","author":"Mehta G.","key":"e_1_2_1_28_1"},{"volume-title":"Proceedings of the IPDPS Reconfigurable Architecture Workshop (RAW).","author":"Mehta G.","key":"e_1_2_1_29_1"},{"key":"e_1_2_1_30_1","first-page":"1","article-title":"Interconnect customization for a coarse-grained reconfigurable fabric","volume":"165","author":"Mehta G.","year":"2007","journal-title":"Proceedings of the IPDPS Reconfigurable Architecture Workshop (RAW)."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2006.073"},{"key":"e_1_2_1_32_1","unstructured":"Micheli G. D. 1994. Synthesis and Optimizaton of Digital Circuits. McGraw-Hill Inc.   Micheli G. D. 1994. Synthesis and Optimizaton of Digital Circuits. McGraw-Hill Inc."},{"volume-title":"Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines.","author":"Mirsky E.","key":"e_1_2_1_33_1"},{"volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference.","author":"Schmit H.","key":"e_1_2_1_34_1"},{"volume-title":"Proceedings of the International Conference on VLSI Design","year":"2007","author":"Shen Z.","key":"e_1_2_1_35_1"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"volume-title":"Proceedings of the Symposium on FPGAs for Custom Computing Machines. 99--107","author":"Wirthlin M. J.","key":"e_1_2_1_37_1"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1455229.1455240","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1455229.1455240","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:30:00Z","timestamp":1750253400000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1455229.1455240"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":37,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,1]]}},"alternative-id":["10.1145\/1455229.1455240"],"URL":"https:\/\/doi.org\/10.1145\/1455229.1455240","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2009,1]]},"assertion":[{"value":"2007-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-06-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-01-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}