{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:34:59Z","timestamp":1750307699041,"version":"3.41.0"},"reference-count":31,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2009,1]]},"abstract":"<jats:p>Low energy and small switch area usage are two important design objectives in FPGA global routing architecture design. This article presents an improved MCF model based CAD flow that performs aggressive optimizations, such as topology and wire style optimization, to reduce the energy and switch area of FPGA global routing architectures. The experiments show that when compared to traditional mesh architecture, the optimized FPGA routing architectures achieve up to 10% to 15% energy savings and up to 20% switch area savings in average for a set of seven benchmark circuits.<\/jats:p>","DOI":"10.1145\/1455229.1455242","type":"journal-article","created":{"date-parts":[[2009,1,29]],"date-time":"2009-01-29T13:48:36Z","timestamp":1233236916000},"page":"1-25","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Energy and switch area optimizations for FPGA global routing architectures"],"prefix":"10.1145","volume":"14","author":[{"given":"Yi","family":"Zhu","sequence":"first","affiliation":[{"name":"University of California, San Diego, La Jolla, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanfang","family":"Hu","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael B.","family":"Taylor","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Kuan","family":"Cheng","sequence":"additional","affiliation":[{"name":"University of California, San Diego, La Jolla, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,1,23]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332368"},{"key":"e_1_2_1_2_1","doi-asserted-by":"crossref","unstructured":"Albrecht C. Kahng A. Mandoiu I. and Zelikovsky A. 2007. Multicommodity flow algorithms for buffered global routing. In Approximation Algorithms and Metaheuristics Chapter 80.  Albrecht C. Kahng A. Mandoiu I. and Zelikovsky A. 2007. Multicommodity flow algorithms for buffered global routing. In Approximation Algorithms and Metaheuristics Chapter 80.","DOI":"10.1201\/9781420010749.ch80"},{"volume-title":"Proceedings of International Workshop on Field-Programmable Logic and Applications. 213--222","author":"Betz V.","key":"e_1_2_1_3_1"},{"key":"e_1_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Betz V. Rose J. and Marquardt A. 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers.   Betz V. Rose J. and Marquardt A. 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers.","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1155\/1996\/45983"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.544532"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127687"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.486666"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.102"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.766746"},{"key":"e_1_2_1_11_1","unstructured":"Choy N. Chin S. Lee C. Poon K. Lamoureux J. Yan A. Wilton S. Ang S.-S. and Luk W. Power modeling for FPGA's. http:\/\/www.ece.ubc.ca\/stevew\/powermodel.html.  Choy N. Chin S. Lee C. Poon K. Lamoureux J. Yan A. Wilton S. Ang S.-S. and Luk W. Power modeling for FPGA's. http:\/\/www.ece.ubc.ca\/stevew\/powermodel.html."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.902258"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.825851"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.827562"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.252.0152"},{"volume-title":"Proceedings of the 39th Annual IEEE Symp. on Foundations of Computer Science, 300--309","author":"Garg N.","key":"e_1_2_1_17_1"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.84"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147058"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.728919"},{"volume-title":"Proceedings of the Custom Integrated Circuits Conference. 181--184","author":"Khellah M.","key":"e_1_2_1_21_1"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611828"},{"volume-title":"Proceedings of the IEEE International Conference on Field-Programmable Technology. 41--48","author":"Lemieux G.","key":"e_1_2_1_23_1"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(88)90066-X"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1059876.1059881"},{"volume-title":"Sis: A system for sequential circuit analysis. Tech. rep. No. UCB\/ERL M92\/41","year":"1992","author":"Sentovich E.","key":"e_1_2_1_26_1"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/77600.77620"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.844347"},{"key":"e_1_2_1_29_1","unstructured":"Yang S. 1991. Logic synthesis and optimization benchmarks version 3.0. Tech. rep. Microelectronics Center of North Carolina.  Yang S. 1991. Logic synthesis and optimization benchmarks version 3.0. Tech. rep. Microelectronics Center of North Carolina."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046194"},{"volume-title":"Proceedings of the Custom Integrated Circuits Conference. 61--64","author":"Ye A.","key":"e_1_2_1_31_1"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1455229.1455242","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1455229.1455242","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:30:00Z","timestamp":1750253400000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1455229.1455242"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":31,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,1]]}},"alternative-id":["10.1145\/1455229.1455242"],"URL":"https:\/\/doi.org\/10.1145\/1455229.1455242","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2009,1]]},"assertion":[{"value":"2007-10-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-07-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-01-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}