{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:59:48Z","timestamp":1750309188642,"version":"3.41.0"},"reference-count":31,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2008,11,1]],"date-time":"2008-11-01T00:00:00Z","timestamp":1225497600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["720811"],"award-info":[{"award-number":["720811"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2008,11]]},"abstract":"<jats:p>The register file is one of the most critical datapath components limiting the number of threads that can be supported on a simultaneous multithreading (SMT) processor. To allow the use of smaller register files without degrading performance, techniques that maximize the efficiency of using registers through aggressive register allocation\/deallocation can be considered. In this article, we propose a novel technique to early deallocate physical registers allocated to threads which experience L2 cache misses. This is accomplished by speculatively committing the load-independent instructions and deallocating the registers corresponding to the previous mappings of their destinations, without waiting for the cache miss request to be serviced. The early deallocated registers are then made immediately available for allocation to instructions within the same thread as well as within other threads, thus improving the overall processor throughput. On the average across the simulated mixes of multiprogrammed SPEC 2000 workloads, our technique results in 33% improvement in throughput and 25% improvement in terms of harmonic mean of weighted IPCs over the baseline SMT with the state-of-the-art DCRA policy. This is achieved without creating checkpoints, maintaining per-register counters of pending consumers, performing tag rebroadcasts, register remappings, and\/or additional associative searches.<\/jats:p>","DOI":"10.1145\/1455650.1455652","type":"journal-article","created":{"date-parts":[[2008,12,3]],"date-time":"2008-12-03T21:56:04Z","timestamp":1228341364000},"page":"1-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Reducing register pressure in SMT processors through L2-miss-driven early register release"],"prefix":"10.1145","volume":"5","author":[{"given":"Joseph J.","family":"Sharkey","sequence":"first","affiliation":[{"name":"Assured Information Security Inc., Rome, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason","family":"Loew","sequence":"additional","affiliation":[{"name":"State University of New York, Binghamton, Binghamton, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitry V.","family":"Ponomarev","sequence":"additional","affiliation":[{"name":"State University of New York, Binghamton, Binghamton, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,12]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956554"},{"volume-title":"Proceedings from the 36th Annual International Symposium on Microarchitecture.","author":"Balakrishnan S.","key":"e_1_2_1_2_1"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876467"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.17"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39707-6_6"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.25"},{"key":"e_1_2_1_8_1","unstructured":"De Vries H. Understanding the detailed architecture of AMD's 64-bit core. Available at: http:\/\/www.chip-architect.com\/news\/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html.  De Vries H. Understanding the detailed architecture of AMD's 64-bit core. Available at: http:\/\/www.chip-architect.com\/news\/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html."},{"volume-title":"Proceedings from the 9th International Symposium on High-Performance Computer Architecture.","author":"El-Moursy A.","key":"e_1_2_1_9_1"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1032648.1033404"},{"volume-title":"Proceedings from the 4th International Symposium on High-Performance Computer Architecture.","author":"Gonz\u00e1les A.","key":"e_1_2_1_11_1"},{"volume-title":"Proceedings from Workshop on Memory Performance Issues.","author":"Karkhanis T.","key":"e_1_2_1_12_1"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.9"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514202"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006728"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.798316"},{"volume-title":"Proceedings from the 2001 IEEE International Symposium on Performance Analysis of Systems and Software.","year":"2001","author":"Luo K.","key":"e_1_2_1_17_1"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774863"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.79"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/850943.853097"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822823"},{"key":"e_1_2_1_22_1","first-page":"1","article-title":"Hyperthreading technology architecture and microarchitecture","volume":"6","author":"Marr D.","year":"2002","journal-title":"Intel Tech. J."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.21"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.28"},{"key":"e_1_2_1_25_1","unstructured":"Sharkey J. M-Sim: A flexible multi-threaded simulation environment. Available at: http:\/\/cs.binghamton.edu\/~jsharke\/m-sim  Sharkey J. M-Sim: A flexible multi-threaded simulation environment. Available at: http:\/\/cs.binghamton.edu\/~jsharke\/m-sim"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1274971.1274992"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"volume-title":"Proceedings from the 12th International Symposium on Computer Architecture.","author":"Smith J.","key":"e_1_2_1_28_1"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024407"},{"volume-title":"Proceedings from the 34th Annual International Symposium on Microarchitecture.","year":"2001","author":"Tullsen D.","key":"e_1_2_1_30_1"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1455650.1455652","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1455650.1455652","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:54:14Z","timestamp":1750287254000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1455650.1455652"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":31,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2008,11]]}},"alternative-id":["10.1145\/1455650.1455652"],"URL":"https:\/\/doi.org\/10.1145\/1455650.1455652","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2008,11]]},"assertion":[{"value":"2007-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-05-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-12-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}