{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:11:24Z","timestamp":1763467884865,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,6,13]],"date-time":"2008-06-13T00:00:00Z","timestamp":1213315200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000145","name":"Division of Information and Intelligent Systems","doi-asserted-by":"publisher","award":["IIS-0534389"],"award-info":[{"award-number":["IIS-0534389"]}],"id":[{"id":"10.13039\/100000145","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,6,13]]},"DOI":"10.1145\/1457150.1457156","type":"proceedings-article","created":{"date-parts":[[2008,11,6]],"date-time":"2008-11-06T13:49:50Z","timestamp":1225979390000},"page":"25-34","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["Data partitioning on chip multiprocessors"],"prefix":"10.1145","author":[{"given":"John","family":"Cieslewicz","sequence":"first","affiliation":[{"name":"Columbia University, New York, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenneth A.","family":"Ross","sequence":"additional","affiliation":[{"name":"Columbia University, New York, NY"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1363189.1363192"},{"key":"e_1_3_2_1_2_1","first-page":"339","volume-title":"VLDB","author":"Cieslewicz J.","year":"2007","unstructured":"J. Cieslewicz and K. A. Ross . Adaptive aggregation on chip multiprocessors . In VLDB , pages 339 -- 350 , 2007 . J. Cieslewicz and K. A. Ross. Adaptive aggregation on chip multiprocessors. In VLDB, pages 339--350, 2007."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/602259.602261"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/69.50905"},{"key":"e_1_3_2_1_5_1","first-page":"280","volume-title":"Parallel and Distributed Information Systems","author":"D.","year":"1991","unstructured":"D. J. DeWitt et al. Parallel sorting on a shared-nothing architecture using probabilistic splitting . In Parallel and Distributed Information Systems , pages 280 -- 291 , 1991 . D. J. DeWitt et al. Parallel sorting on a shared-nothing architecture using probabilistic splitting. In Parallel and Distributed Information Systems, pages 280--291, 1991."},{"key":"e_1_3_2_1_7_1","volume-title":"Computer Architecture. Morgan Kaufman","author":"Hennessy J. L.","year":"2007","unstructured":"J. L. Hennessy and D. A. Patterson . Computer Architecture. Morgan Kaufman , 4 th edition, 2007 . J. L. Hennessy and D. A. Patterson. Computer Architecture. Morgan Kaufman, 4th edition, 2007.","edition":"4"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2002.1019210"},{"key":"e_1_3_2_1_9_1","volume-title":"Solaris Internals","author":"McDougall R.","year":"2007","unstructured":"R. McDougall and J. Mauro . Solaris Internals , chapter 8--13. Prentice Hall , 2 nd edition, 2007 . R. McDougall and J. Mauro. Solaris Internals, chapter 8--13. Prentice Hall, 2nd edition, 2007.","edition":"2"},{"key":"e_1_3_2_1_10_1","first-page":"510","volume-title":"VLDB","author":"Shatdal A.","year":"1994","unstructured":"A. Shatdal Cache conscious algorithms for relational query processing . In VLDB , pages 510 -- 521 , 1994 . A. Shatdal et al. Cache conscious algorithms for relational query processing. In VLDB, pages 510--521, 1994."},{"key":"e_1_3_2_1_11_1","unstructured":"Sun Microsystems Inc. OpenSPARC T1 microarchitecture specification August 2006.  Sun Microsystems Inc. OpenSPARC T1 microarchitecture specification August 2006."},{"key":"e_1_3_2_1_12_1","unstructured":"Sun Microsystems Inc. UltraSPARC T1 supplement to the UltraSPARC architecture 2005 March 2006.  Sun Microsystems Inc. UltraSPARC T1 supplement to the UltraSPARC architecture 2005 March 2006."}],"event":{"name":"DaMoN '08: Data Management on New Hardware","sponsor":["SIGMOD ACM Special Interest Group on Management of Data","Microsoft Microsoft","Intel Intel","IBM IBM"],"location":"Vancouver Canada","acronym":"DaMoN '08"},"container-title":["Proceedings of the 4th international workshop on Data management on new hardware"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1457150.1457156","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1457150.1457156","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:45:48Z","timestamp":1750250748000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1457150.1457156"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6,13]]},"references-count":11,"alternative-id":["10.1145\/1457150.1457156","10.1145\/1457150"],"URL":"https:\/\/doi.org\/10.1145\/1457150.1457156","relation":{},"subject":[],"published":{"date-parts":[[2008,6,13]]},"assertion":[{"value":"2008-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}