{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:40Z","timestamp":1750307620106,"version":"3.41.0"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2008,12,1]],"date-time":"2008-12-01T00:00:00Z","timestamp":1228089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2008,12]]},"abstract":"<jats:p>This article presents a methodology for virtual memory support in energy-efficient embedded systems. A holistic approach is proposed, where the combined efforts of compiler, operating system, and hardware architecture achieve a significant system power reductions. The application information extracted and analyzed by the compiler is utilized dynamically by the microarchitecture and the operating system to perform energy-efficient and, for many memory references, time-deterministic address translations. We demonstrate that by using application information regarding virtual memory layout, an efficient and conflict-free translation process can be implemented through the utilization of a small hardware direct translation table (DTT) accessed in an application-specific manner. The set of virtual pages is partitioned into groups, such that for each group only a few of the least significant bits are used as an index to obtain the physical page number. We outline an efficient compile-time algorithm for identifying these groups and allocate their translation entries optimally into the DTT. The introduced hardware is minimal in terms of area, performance, and power overhead, while offering the flexibility of software programmability. This is achieved through a small set of registers and tables, which are made software accessible. We have quantitatively evaluated the proposed methodology on a number of embedded applications, including voice, image, and video processing.<\/jats:p>","DOI":"10.1145\/1457246.1457251","type":"journal-article","created":{"date-parts":[[2009,1,7]],"date-time":"2009-01-07T15:50:36Z","timestamp":1231343436000},"page":"1-31","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Direct address translation for virtual memory in energy-efficient embedded systems"],"prefix":"10.1145","volume":"8","author":[{"given":"Xiangrong","family":"Zhou","sequence":"first","affiliation":[{"name":"University of Maryland, College Park"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Petrov","sequence":"additional","affiliation":[{"name":"University of Maryland, College Park"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,1,4]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.97"},{"volume-title":"ARM920T Technical Reference Manual","author":"Ltd","key":"e_1_2_1_2_1","unstructured":"ARM Ltd . ARM920T Technical Reference Manual . ARM Ltd . ARM Ltd. ARM920T Technical Reference Manual. ARM Ltd."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"e_1_2_1_4_1","unstructured":"Baase S. and Gelder A. 2000. Computer Algorithms. Addison-Wesley Boston MA.  Baase S. and Gelder A. 2000. Computer Algorithms. Addison-Wesley Boston MA."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077689"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.621215"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.296155"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/234313.234403"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566471"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077688"},{"volume-title":"Proceedings of the International Symposium on Computer Architecture (ISCA'02)","author":"Flautner K.","key":"e_1_2_1_12_1","unstructured":"Flautner , K. , Kim , N. , Martin , S. , Blaauw , D. , and Mudge , T . 2002. Drowsy caches: simple techniques for reducing leakage power . In Proceedings of the International Symposium on Computer Architecture (ISCA'02) . IEEE, Los Alamitos, CA, 148--157. Flautner, K., Kim, N., Martin, S., Blaauw, D., and Mudge, T. 2002. Drowsy caches: simple techniques for reducing leakage power. In Proceedings of the International Symposium on Computer Architecture (ISCA'02). IEEE, Los Alamitos, CA, 148--157."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996634"},{"volume-title":"ARM System-on-Chip Architecture","author":"Furber S. B.","key":"e_1_2_1_14_1","unstructured":"Furber , S. B. 2000. ARM System-on-Chip Architecture . Addison-Wesley Publishing Co , Boston, MA . Furber, S. B. 2000. ARM System-on-Chip Architecture. Addison-Wesley Publishing Co, Boston, MA."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1124713.1124715"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.814618"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871606"},{"volume-title":"Intel XScale microarchitecture","author":"Intel Corporation","key":"e_1_2_1_19_1","unstructured":"Intel Corporation . Intel XScale microarchitecture . Intel Corporation . Intel Corporation. Intel XScale microarchitecture. Intel Corporation."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.683005"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/263272.263332"},{"volume-title":"Proceedings of the 35th Annual International Symposium on Microarchitecture (MICRO-35)","author":"Kadayif I.","key":"e_1_2_1_22_1","unstructured":"Kadayif , I. , Sivasubramaniam , A. , Kandemir , M. , Kandiraju , G. , and Chen , G . 2002. Generating physical addresses directly for saving instruction tlb energy . In Proceedings of the 35th Annual International Symposium on Microarchitecture (MICRO-35) . IEEE, Los Alamitos, CA, 185. Kadayif, I., Sivasubramaniam, A., Kandemir, M., Kandiraju, G., and Chen, G. 2002. Generating physical addresses directly for saving instruction tlb energy. In Proceedings of the 35th Annual International Symposium on Microarchitecture (MICRO-35). IEEE, Los Alamitos, CA, 185."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016747"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822123"},{"volume-title":"Proceedings of the 13th Euromicro Conference on Real-Time Systems (ECRTS). IEEE","author":"Kirner R.","key":"e_1_2_1_25_1","unstructured":"Kirner , R. and Puschner , P . 2001. Transformation of path information for wcet analysis during compilation . In Proceedings of the 13th Euromicro Conference on Real-Time Systems (ECRTS). IEEE , Los Alamitos, CA, 29. Kirner, R. and Puschner, P. 2001. Transformation of path information for wcet analysis during compilation. In Proceedings of the 13th Euromicro Conference on Real-Time Systems (ECRTS). IEEE, Los Alamitos, CA, 29."},{"volume-title":"Proceedings from the 13th Annual International Symposium on Microarchitecture (MICRO-13)","author":"Lee C.","key":"e_1_2_1_26_1","unstructured":"Lee , C. , Potkonjak , M. , and Mangione-Smith , W. H . 1997. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems . In Proceedings from the 13th Annual International Symposium on Microarchitecture (MICRO-13) . IEEE, Los Alamitos, CA, 330--335. Lee, C., Potkonjak, M., and Mangione-Smith, W. H. 1997. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. In Proceedings from the 13th Annual International Symposium on Microarchitecture (MICRO-13). IEEE, Los Alamitos, CA, 330--335."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871583"},{"volume-title":"Proceedings of the 19th International Conference on Computer Design (ICCD'01)","author":"Lee J. H.","key":"e_1_2_1_28_1","unstructured":"Lee , J. H. , Lee , J. S. , Jeong , S. , and Kim , S . 2001. A banked-promotion tlb for high performance and low power . In Proceedings of the 19th International Conference on Computer Design (ICCD'01) . IEEE, Los Alamitos, CA, 118--123. Lee, J. H., Lee, J. S., Jeong, S., and Kim, S. 2001. A banked-promotion tlb for high performance and low power. In Proceedings of the 19th International Conference on Computer Design (ICCD'01). IEEE, Los Alamitos, CA, 118--123."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/98124"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.931894"},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the International Symposium on Computers and Communication (ISCC'96)","author":"Montanaro J.","year":"1996","unstructured":"Montanaro , J. , Witek , R. , Anne , K. , Black , A. , Cooper , E. , Dobberpuhl , D. , Donahue , P. , Eno , J. , Farell , A. , Hoeppner , G. , 1996 . A 160mhz, 32b 0.5w cmos risc microprocessor . In Proceedings of the International Symposium on Computers and Communication (ISCC'96) . IEEE, Los Alamitos, CA, 214--229. Montanaro, J., Witek, R., Anne, K., Black, A., Cooper, E., Dobberpuhl, D., Donahue, P., Eno, J., Farell, A., Hoeppner, G., et al. 1996. A 160mhz, 32b 0.5w cmos risc microprocessor. In Proceedings of the International Symposium on Computers and Communication (ISCC'96). IEEE, Los Alamitos, CA, 214--229."},{"volume-title":"Proceedings of the 7th International Symposium on High-Performance Computer Architecture (HPCA'01)","author":"Qiu X.","key":"e_1_2_1_32_1","unstructured":"Qiu , X. and Dubois , M . 2001. Towards virtually-addressed memory hierarchies . In Proceedings of the 7th International Symposium on High-Performance Computer Architecture (HPCA'01) . IEEE, Los Alamitos, CA, 51--62. Qiu, X. and Dubois, M. 2001. Towards virtually-addressed memory hierarchies. In Proceedings of the 7th International Symposium on High-Performance Computer Architecture (HPCA'01). IEEE, Los Alamitos, CA, 51--62."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261391"},{"key":"e_1_2_1_34_1","unstructured":"Shivakumar P. and Jouppi N. 2001. Cacti 3.0: An integrated cache timing power and area model. Tech. rep. Western Research Lab.  Shivakumar P. and Jouppi N. 2001. Cacti 3.0: An integrated cache timing power and area model. Tech. rep. Western Research Lab."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086307"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951747"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016748"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.12"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1457246.1457251","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1457246.1457251","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:45:48Z","timestamp":1750250748000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1457246.1457251"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,12]]},"references-count":39,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2008,12]]}},"alternative-id":["10.1145\/1457246.1457251"],"URL":"https:\/\/doi.org\/10.1145\/1457246.1457251","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2008,12]]},"assertion":[{"value":"2006-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2007-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-01-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}