{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:36:41Z","timestamp":1750307801117,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,11,24]],"date-time":"2008-11-24T00:00:00Z","timestamp":1227484800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,11,24]]},"DOI":"10.1145\/1463768.1463772","type":"proceedings-article","created":{"date-parts":[[2008,12,4]],"date-time":"2008-12-04T00:11:33Z","timestamp":1228349493000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["On the potential of latency tolerant execution in speculative multithreading"],"prefix":"10.1145","author":[{"given":"Haitham","family":"Akkary","sequence":"first","affiliation":[{"name":"American University of Beirut"}]},{"given":"Komal","family":"Jothi","sequence":"additional","affiliation":[{"name":"Portland State University"}]},{"given":"Renjith","family":"Retnamma","sequence":"additional","affiliation":[{"name":"Portland State University"}]},{"given":"Satyanarayana","family":"Nekkalapu","sequence":"additional","affiliation":[{"name":"Portland State University"}]},{"given":"Doug","family":"Hall","sequence":"additional","affiliation":[{"name":"Portland State University"}]},{"given":"Shahrokh","family":"Shahidzadeh","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]}],"member":"320","published-online":{"date-parts":[[2008,11,24]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339691"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.290988"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956554"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250717"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.363382"},{"key":"e_1_3_2_1_6_1","volume-title":"October","author":"Codrescu L.","year":"1999","unstructured":"L. Codrescu and D. S. Wills . On Dynamic Speculative Thread Partitioning and the Mem-Slicing Algorithm. PACT-8 , October 1999 . L. Codrescu and D. S. Wills. On Dynamic Speculative Thread Partitioning and the Mem-Slicing Algorithm. PACT-8, October 1999."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.902753"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.13"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.53"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10008"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139703"},{"key":"e_1_3_2_1_13_1","volume-title":"Dissertation","author":"Franklin M.","year":"1993","unstructured":"M. Franklin . The Multiscalar Architecture. Ph.D . Dissertation . University of Wisconsin-Madison , November 1993 . M. Franklin. The Multiscalar Architecture. Ph.D. Dissertation. University of Wisconsin-Madison, November 1993."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.46"},{"volume-title":"From a Few Cores to Many: A Tera-Scale Computing Research Review","author":"Held J.","key":"e_1_3_2_1_15_1","unstructured":"J. Held , J. Bautista , and S. Koehl . From a Few Cores to Many: A Tera-Scale Computing Research Review . Intel Corporation , Research White Paper. http:\/\/download.intel.com\/research\/platform\/terascale\/terascale_overview_paper.pdf. J. Held, J. Bautista, and S. Koehl. From a Few Cores to Many: A Tera-Scale Computing Research Review. Intel Corporation, Research White Paper. http:\/\/download.intel.com\/research\/platform\/terascale\/terascale_overview_paper.pdf."},{"key":"e_1_3_2_1_16_1","volume-title":"February","author":"Jacobson Q.","year":"1997","unstructured":"Q. Jacobson , S. Bennett , N. Sharma , J. E. Smith . Control Flow Speculation in Multiscalar Processors. HPCA-3 , February 1997 . Q. Jacobson, S. Bennett, N. Sharma, J. E. Smith. Control Flow Speculation in Multiscalar Processors. HPCA-3, February 1997."},{"key":"e_1_3_2_1_17_1","volume-title":"June","author":"Kroft D.","year":"1981","unstructured":"D. Kroft . Lockup-Free Instruction Fetch\/Prefetch Cache Organization. ISCA-8 , June 1981 . D. Kroft. Lockup-Free Instruction Fetch\/Prefetch Cache Organization. ISCA-8, June 1981."},{"key":"e_1_3_2_1_18_1","volume-title":"ISCA-19","author":"Lam M. S.","year":"1992","unstructured":"M. S. Lam and R. P. Wilson . Limits of Control Flow on Parallelism . ISCA-19 , May 1992 . M. S. Lam and R. P. Wilson. Limits of Control Flow on Parallelism. ISCA-19, May 1992."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545223"},{"key":"e_1_3_2_1_21_1","volume-title":"February","author":"Marcuello P.","year":"2002","unstructured":"P. Marcuello and A. Gonz\u00e9lez . Thread-Spawning Schemes for Speculative Multithreading. HPCA-2 , February 2002 . P. Marcuello and A. Gonz\u00e9lez. Thread-Spawning Schemes for Speculative Multithreading. HPCA-2, February 2002."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/846234.849291"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277850"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320116"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774863"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264189"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751889"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676371"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305155"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.491458"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065964"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065043"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223514"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266814"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224451"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/1032648.1033386"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024407"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339650"},{"key":"e_1_3_2_1_39_1","volume-title":"January","author":"Steffan J.","year":"1998","unstructured":"J. Steffan and T. Mowry . The Potential for Using Thread-Level Data Speculation to Facilitate Automatic parallelization. HPCA-4 , January 1998 . J. Steffan and T. Mowry. The Potential for Using Thread-Level Data Speculation to Facilitate Automatic parallelization. HPCA-4, January 1998."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.795219"},{"key":"e_1_3_2_1_41_1","volume-title":"February","author":"Tsai J.-Y.","year":"1998","unstructured":"J.-Y. Tsai , Z. Jiang , E. Ness , P.-C. Yew . Performance Study of a Concurrent Multithreaded Processor. HPCA-4 , February 1998 . J.-Y. Tsai, Z. Jiang, E. Ness, P.-C. Yew. Performance Study of a Concurrent Multithreaded Processor. HPCA-4, February 1998."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.5555\/290940.290963"},{"key":"e_1_3_2_1_43_1","unstructured":"X86 Cycle Accurate Processor Simulation Design Infrastructure. http:\/\/www.ptlsim.org\/  X86 Cycle Accurate Processor Simulation Design Infrastructure. http:\/\/www.ptlsim.org\/"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/605432.605416"}],"event":{"name":"IFMT '08: First International Forum on Next-Generation Multicore\/Manycore Technologies","sponsor":["IBM IBM","IBM Center for Advanced Studies, Cairo, Egypt"],"location":"Cairo Egypt","acronym":"IFMT '08"},"container-title":["Proceedings of the 1st international forum on Next-generation multicore\/manycore technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1463768.1463772","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1463768.1463772","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:31Z","timestamp":1750254991000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1463768.1463772"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11,24]]},"references-count":42,"alternative-id":["10.1145\/1463768.1463772","10.1145\/1463768"],"URL":"https:\/\/doi.org\/10.1145\/1463768.1463772","relation":{},"subject":[],"published":{"date-parts":[[2008,11,24]]},"assertion":[{"value":"2008-11-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}