{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T20:13:37Z","timestamp":1774988017021,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,11,24]],"date-time":"2008-11-24T00:00:00Z","timestamp":1227484800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0403674"],"award-info":[{"award-number":["CCF-0403674"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,11,24]]},"DOI":"10.1145\/1463768.1463780","type":"proceedings-article","created":{"date-parts":[[2008,12,4]],"date-time":"2008-12-04T00:11:33Z","timestamp":1228349493000},"page":"1-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["A unified model for multicore architectures"],"prefix":"10.1145","author":[{"given":"John E.","family":"Savage","sequence":"first","affiliation":[{"name":"Brown University, Providence, Rhode Island"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad","family":"Zubair","sequence":"additional","affiliation":[{"name":"Old Dominion University, Norfolk, Virginia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,11,24]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Intel's multicore architecture briefing 2008. http:\/\/www.intel.com\/pressroom\/archive\/releases\/20080317fact.htm.  Intel's multicore architecture briefing 2008. http:\/\/www.intel.com\/pressroom\/archive\/releases\/20080317fact.htm."},{"key":"e_1_3_2_1_2_1","unstructured":"Terflops research chip 2008. http:\/\/techresearch.intel.com\/articles\/Tera-Scale\/1449.htm.  Terflops research chip 2008. http:\/\/techresearch.intel.com\/articles\/Tera-Scale\/1449.htm."},{"key":"e_1_3_2_1_3_1","unstructured":"TILE64 processor family 2008. http:\/\/www.tilera.com\/products\/processors.php.  TILE64 processor family 2008. http:\/\/www.tilera.com\/products\/processors.php."},{"key":"e_1_3_2_1_4_1","unstructured":"UltraSPARC T2 Processor -- Overview 2008. http:\/\/www.sun.com\/processors\/UltraSPARC-T2\/.  UltraSPARC T2 Processor -- Overview 2008. http:\/\/www.sun.com\/processors\/UltraSPARC-T2\/."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.385.0563"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/28395.28428"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1987.31"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(90)90188-N"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/48529.48535"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01185206"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/PMMP.1993.315548"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01184933"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/0304-405X(79)90015-1"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/173284.155333"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/42288.42291"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/42288.42292"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/800133.804339"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1356052.1356053"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.41"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/285861.285865"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.471.0031"},{"key":"e_1_3_2_1_22_1","volume-title":"Morgan Kaufmann","author":"Hennessy J. L.","year":"2007"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/800076.802486"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2004.03.021"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/645897.672124"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/292395.292412"},{"key":"e_1_3_2_1_27_1","unstructured":"Y. Kwok. Mathematical Models of Financial Derivatives. Springer-Verlag Singapore 1998.  Y. Kwok. Mathematical Models of Financial Derivatives . Springer-Verlag Singapore 1998."},{"key":"e_1_3_2_1_28_1","first-page":"51","volume-title":"HICSS '95: Proceedings of the 28th Hawaii International Conference on System Sciences (HICSS'95)","author":"Li Z.","year":"1995"},{"key":"e_1_3_2_1_29_1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1007\/BFb0030842","volume-title":"D.-Z. Du and M. Li","author":"Savage J. E.","year":"1995"},{"key":"e_1_3_2_1_30_1","volume-title":"Addison Wesley","author":"Savage J. E.","year":"1998"},{"key":"e_1_3_2_1_31_1","unstructured":"J. E. Savage and M. Zubair. Cache-optimal algorithms for option pricing 2008. Submitted for publication.  J. E. Savage and M. Zubair. Cache-optimal algorithms for option pricing 2008. Submitted for publication."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","unstructured":"M. Tremblay and S. Chaudhry. A third-generation 65nm 16-core 32-thread plus 32-scout-thread CMT SPARC\u00a9 processor 2008. http:\/\/blogs.sun.com\/HPC\/resource\/RockISSCC08.pdf.  M. Tremblay and S. Chaudhry. A third-generation 65nm 16-core 32-thread plus 32-scout-thread CMT SPARC\u00a9 processor 2008. http:\/\/blogs.sun.com\/HPC\/resource\/RockISSCC08.pdf.","DOI":"10.1109\/ISSCC.2008.4523067"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/79173.79181"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/100216.100234"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01185207"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01185208"}],"event":{"name":"IFMT '08: First International Forum on Next-Generation Multicore\/Manycore Technologies","location":"Cairo Egypt","acronym":"IFMT '08","sponsor":["IBM IBM","IBM Center for Advanced Studies, Cairo, Egypt"]},"container-title":["Proceedings of the 1st international forum on Next-generation multicore\/manycore technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1463768.1463780","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1463768.1463780","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:56:31Z","timestamp":1750254991000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1463768.1463780"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11,24]]},"references-count":36,"alternative-id":["10.1145\/1463768.1463780","10.1145\/1463768"],"URL":"https:\/\/doi.org\/10.1145\/1463768.1463780","relation":{},"subject":[],"published":{"date-parts":[[2008,11,24]]},"assertion":[{"value":"2008-11-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}