{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T16:36:09Z","timestamp":1783787769883,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,11,6]],"date-time":"2008-11-06T00:00:00Z","timestamp":1225929600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,11,6]]},"DOI":"10.1145\/1477942.1477944","type":"proceedings-article","created":{"date-parts":[[2008,12,17]],"date-time":"2008-12-17T14:47:02Z","timestamp":1229525222000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":158,"title":["Implementing an OpenFlow switch on the NetFPGA platform"],"prefix":"10.1145","author":[{"given":"Jad","family":"Naous","sequence":"first","affiliation":[{"name":"Stanford University, California"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Erickson","sequence":"additional","affiliation":[{"name":"Stanford University, California"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G. Adam","family":"Covington","sequence":"additional","affiliation":[{"name":"Stanford University, California"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guido","family":"Appenzeller","sequence":"additional","affiliation":[{"name":"Stanford University, California"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nick","family":"McKeown","sequence":"additional","affiliation":[{"name":"Stanford University, California"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2008,11,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1282427.1282382"},{"key":"e_1_3_2_1_2_1","unstructured":"Cisco. Catalyst 6500 series overview website. http:\/\/www.cisco.com\/en\/US\/products\/hw\/switches\/ps708\/.  Cisco. Catalyst 6500 series overview website. http:\/\/www.cisco.com\/en\/US\/products\/hw\/switches\/ps708\/."},{"key":"e_1_3_2_1_3_1","volume-title":"Cisco IOS Releases: The Complete Reference","author":"Coulibaly M. M.","year":"2000","unstructured":"M. M. Coulibaly . Cisco IOS Releases: The Complete Reference . Alpel Publishing , 2000 . M. M. Coulibaly. Cisco IOS Releases: The Complete Reference. Alpel Publishing, 2000."},{"key":"e_1_3_2_1_4_1","volume-title":"All packets should not be created equal: the Internet2 project. Technical report","author":"Graves W. H.","year":"1998","unstructured":"W. H. Graves . All packets should not be created equal: the Internet2 project. Technical report , 1998 . W. H. Graves. All packets should not be created equal: the Internet2 project. Technical report, 1998."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1096536.1096541"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1384609.1384625"},{"key":"e_1_3_2_1_7_1","unstructured":"Hewlett-Packard. Hp procurve 5400zl series specification. www.hp.com\/rnd\/products\/switches\/Pro-Curve_Switch_3500yl-5400zl_Series\/specs.htm.  Hewlett-Packard. Hp procurve 5400zl series specification. www.hp.com\/rnd\/products\/switches\/Pro-Curve_Switch_3500yl-5400zl_Series\/specs.htm."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/354871.354874"},{"key":"e_1_3_2_1_9_1","volume-title":"An open platform for development of network processing modules in reprogrammable hardware","author":"Lockwood J. W.","year":"2001","unstructured":"J. W. Lockwood . An open platform for development of network processing modules in reprogrammable hardware , 2001 . J. W. Lockwood. An open platform for development of network processing modules in reprogrammable hardware, 2001."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360304"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1302506.1303937"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1355734.1355746"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1140086.1140097"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.988693"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1397718.1397720"},{"key":"e_1_3_2_1_16_1","unstructured":"NetFPGA Team. NetFPGA website. http:\/\/netfpga.org\/.  NetFPGA Team. NetFPGA website. http:\/\/netfpga.org\/."},{"key":"e_1_3_2_1_17_1","unstructured":"Nicira. NOX repository website. http:\/\/noxrepo.org.  Nicira. NOX repository website. http:\/\/noxrepo.org."},{"key":"e_1_3_2_1_18_1","unstructured":"OpenFLow Consortium. OpenFlow switch specification. Can be accessed at http:\/\/openflowswitch.org\/documents.php.  OpenFLow Consortium. OpenFlow switch specification. Can be accessed at http:\/\/openflowswitch.org\/documents.php."},{"key":"e_1_3_2_1_19_1","unstructured":"OpenFlow Consortium. OpenFlow website. http:\/\/openflowswitch.org\/.  OpenFlow Consortium. OpenFlow website. http:\/\/openflowswitch.org\/."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/1251086.1251088"},{"key":"e_1_3_2_1_21_1","unstructured":"QoSient. Argus network auditing website. qosient.com\/argus.  QoSient. Argus network auditing website. qosient.com\/argus."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/210613.210616"},{"key":"e_1_3_2_1_23_1","unstructured":"Stanford University. Pee-Wee OSPF Protocol Details. Can be found at yuba.stanford.edu\/cs344_public\/docs\/pwospf_ref.txt.  Stanford University. Pee-Wee OSPF Protocol Details. Can be found at yuba.stanford.edu\/cs344_public\/docs\/pwospf_ref.txt."},{"key":"e_1_3_2_1_24_1","unstructured":"Xilinx. Designing flexible fast CAMs with Virtex family FPGAs. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp203.pdf.  Xilinx. Designing flexible fast CAMs with Virtex family FPGAs. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp203.pdf."},{"key":"e_1_3_2_1_25_1","unstructured":"Xilinx. An overview of multiple CAM designs in Virtex family devices. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp201.pdf.  Xilinx. An overview of multiple CAM designs in Virtex family devices. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp201.pdf."}],"event":{"name":"ANCS '08: Symposium on Architecture for Networking and Communications Systems","location":"San Jose California","acronym":"ANCS '08","sponsor":["SIGCOMM ACM Special Interest Group on Data Communication","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 4th ACM\/IEEE Symposium on Architectures for Networking and Communications Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1477942.1477944","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1477942.1477944","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:45:46Z","timestamp":1750250746000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1477942.1477944"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11,6]]},"references-count":25,"alternative-id":["10.1145\/1477942.1477944","10.1145\/1477942"],"URL":"https:\/\/doi.org\/10.1145\/1477942.1477944","relation":{},"subject":[],"published":{"date-parts":[[2008,11,6]]},"assertion":[{"value":"2008-11-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}