{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T00:48:27Z","timestamp":1775868507144,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,1,19]],"date-time":"2009-01-19T00:00:00Z","timestamp":1232323200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,1,19]]},"DOI":"10.1145\/1480945.1480963","type":"proceedings-article","created":{"date-parts":[[2009,1,20]],"date-time":"2009-01-20T14:41:38Z","timestamp":1232462498000},"page":"121-130","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Static consistency checking for verilog wire interconnects"],"prefix":"10.1145","author":[{"given":"Cherif","family":"Salama","sequence":"first","affiliation":[{"name":"Rice University, Houston, TX, USA"}]},{"given":"Gregory","family":"Malecha","sequence":"additional","affiliation":[{"name":"Rice University, Houston, TX, USA"}]},{"given":"Walid","family":"Taha","sequence":"additional","affiliation":[{"name":"Rice University, Houston, TX, USA"}]},{"given":"Jim","family":"Grundy","sequence":"additional","affiliation":[{"name":"Intel Strategic CAD Labs, Portland, OR, USA"}]},{"given":"John","family":"O'Leary","sequence":"additional","affiliation":[{"name":"Intel Strategic CAD Labs, Portland, OR, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,1,19]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"August","author":"Dutertre B.","year":"2006","unstructured":"B. Dutertre and L. de Moura . The Yices SMT solver. Tool paper at http:\/\/yices.csl.sri.com\/tool-paper.pdf , August 2006 . B. Dutertre and L. de Moura. The Yices SMT solver. Tool paper at http:\/\/yices.csl.sri.com\/tool-paper.pdf, August 2006."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1328408.1328416"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1017\/S0956796800000058"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1134285.1134319"},{"key":"e_1_3_2_1_5_1","volume-title":"IEEE Standard Verilog Hardware Description Language. Number 1364-2001 in IEEE Standards","author":"Standards Board IEEE","year":"2001","unstructured":"IEEE Standards Board . IEEE Standard Verilog Hardware Description Language. Number 1364-2001 in IEEE Standards . IEEE , 2001 . IEEE Standards Board. IEEE Standard Verilog Hardware Description Language. Number 1364-2001 in IEEE Standards. IEEE, 2001."},{"key":"e_1_3_2_1_6_1","volume-title":"IEEE Standard for Verilog Hardware Description Language. Number 1364-2005 in IEEE Standards","author":"Standards Board IEEE","year":"2005","unstructured":"IEEE Standards Board . IEEE Standard for Verilog Hardware Description Language. Number 1364-2005 in IEEE Standards . IEEE , 2005 . IEEE Standards Board. IEEE Standard for Verilog Hardware Description Language. Number 1364-2005 in IEEE Standards. IEEE, 2005."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1251327.1251341"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(86)90006-X"},{"key":"e_1_3_2_1_9_1","first-page":"97291","volume":"91000","author":"Oregon Graduate Institute Technical Reports. P.O","unstructured":"Oregon Graduate Institute Technical Reports. P.O . Box 91000 , Portland, OR 97291 - 91000 , USA. Available online from: ftp:\/\/cse.ogi.edu\/pub\/tech-reports\/README.html. Oregon Graduate Institute Technical Reports. P.O. Box 91000, Portland, OR 97291-1000, USA. Available online from: ftp:\/\/cse.ogi.edu\/pub\/tech-reports\/README.html.","journal-title":"Box"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Cherif Salama Gregory Malecha Walid Taha Jim Grundy and John O'Leary. Static consistency checking for Verilog wire interconnects. Technical report Rice University and Intel Strategic CAD Labs http:\/\/www.resource-aware.org\/twiki\/pub\/RAP\/VPP\/FVTR2.pdf 2008.  Cherif Salama Gregory Malecha Walid Taha Jim Grundy and John O'Leary. Static consistency checking for Verilog wire interconnects. Technical report Rice University and Intel Strategic CAD Labs http:\/\/www.resource-aware.org\/twiki\/pub\/RAP\/VPP\/FVTR2.pdf 2008.","DOI":"10.1145\/1480945.1480963"},{"key":"e_1_3_2_1_12_1","series-title":"Lecture Notes in Computer Science","volume-title":"Generative Programming and Component Engineering (GPCE)","author":"Taha Walid","year":"2003","unstructured":"Walid Taha and Patricia Johann . Staged notational definitions . In Krzysztof Czarnecki, Frank Pfenning, and Yannis Smaragdakis, editors, Generative Programming and Component Engineering (GPCE) , Lecture Notes in Computer Science . Springer-Verlag , 2003 . Walid Taha and Patricia Johann. Staged notational definitions. In Krzysztof Czarnecki, Frank Pfenning, and Yannis Smaragdakis, editors, Generative Programming and Component Engineering (GPCE), Lecture Notes in Computer Science. Springer-Verlag, 2003."},{"key":"e_1_3_2_1_13_1","unstructured":"PolySpace Technologies. http:\/\/www.polyspace.com.  PolySpace Technologies. http:\/\/www.polyspace.com."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996869"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/277650.277732"}],"event":{"name":"PEPM '09: Partial Evaluation and Program Manipulation","location":"Savannah GA USA","acronym":"PEPM '09","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","ACM Association for Computing Machinery"]},"container-title":["Proceedings of the 2009 ACM SIGPLAN workshop on Partial evaluation and program manipulation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1480945.1480963","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1480945.1480963","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:30:09Z","timestamp":1750253409000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1480945.1480963"}},"subtitle":["using dependent types to check the sanity of verilog descriptions"],"short-title":[],"issued":{"date-parts":[[2009,1,19]]},"references-count":14,"alternative-id":["10.1145\/1480945.1480963","10.1145\/1480945"],"URL":"https:\/\/doi.org\/10.1145\/1480945.1480963","relation":{},"subject":[],"published":{"date-parts":[[2009,1,19]]},"assertion":[{"value":"2009-01-19","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}