{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T16:57:35Z","timestamp":1772038655988,"version":"3.50.1"},"reference-count":31,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGOPS Oper. Syst. Rev."],"published-print":{"date-parts":[[2009,1]]},"abstract":"<jats:p>Simulation has historically been the primary technique used for evaluating the performance of new proposals in computer architecture. Speed and complexity considerations have traditionally limited its applicability to single-thread processors running application-level code. This is no longer sufficient to model modern multicore systems running the complex workloads of commercial interest today.<\/jats:p>\n          <jats:p>COTSon is a simulator framework jointly developed by HP Labs and AMD. The goal of COTSon is to provide fast and accurate evaluation of current and future computing systems, covering the full software stack and complete hardware models. It targets cluster-level systems composed of hundreds of commodity multicore nodes and their associated devices connected through a standard communication network. COTSon adopts a functional-directed philosophy, where fast functional emulators and timing models cooperate to improve the simulation accuracy at a speed sufficient to simulate the full stack of applications, middleware and OSs.<\/jats:p>\n          <jats:p>This paper describes the changes in simulation philosophy we embraced in COTSon to address these new challenges. We base functional emulation on established, fast and validated tools that support commodity OSs and complex multitier applications. Through a robust interface between the functional and timing domain, we can leverage other existing simulators for individual sub-components, such as disks or networks. We abandon the idea of \"always-on\" cycle-based simulation in favor of statistical sampling approaches that can trade accuracy for speed.<\/jats:p>\n          <jats:p>COTSon opens up a new dimension in the speed\/accuracy space, allowing simulation of a cluster of nodes several orders of magnitude faster with a minimal accuracy loss.<\/jats:p>","DOI":"10.1145\/1496909.1496921","type":"journal-article","created":{"date-parts":[[2009,1,29]],"date-time":"2009-01-29T13:48:36Z","timestamp":1233236916000},"page":"52-61","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":154,"title":["COTSon"],"prefix":"10.1145","volume":"43","author":[{"given":"Eduardo","family":"Argollo","sequence":"first","affiliation":[{"name":"HP Labs -- Exascale Computing Lab"}]},{"given":"Ayose","family":"Falc\u00f3n","sequence":"additional","affiliation":[{"name":"HP Labs -- Exascale Computing Lab"}]},{"given":"Paolo","family":"Faraboschi","sequence":"additional","affiliation":[{"name":"HP Labs -- Exascale Computing Lab"}]},{"given":"Matteo","family":"Monchiero","sequence":"additional","affiliation":[{"name":"HP Labs -- Exascale Computing Lab"}]},{"given":"Daniel","family":"Ortega","sequence":"additional","affiliation":[{"name":"HP Labs -- Exascale Computing Lab"}]}],"member":"320","published-online":{"date-parts":[[2009,1]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Ambric. Massively Parallel Processor Array technology. http:\/\/www.ambric.com.  Ambric. Massively Parallel Processor Array technology. http:\/\/www.ambric.com."},{"key":"e_1_2_1_2_1","volume-title":"Hot Chips","author":"Bedicheck R.","year":"2004","unstructured":"R. Bedicheck . SimNow : Fast platform simulation purely in software . In Hot Chips 16, Aug. 2004 . R. Bedicheck. SimNow: Fast platform simulation purely in software. In Hot Chips 16, Aug. 2004."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"e_1_2_1_4_1","first-page":"41","volume-title":"USENIX 2005 Annual Technical Conf., FREENIX Track","author":"Bellard F.","year":"2005","unstructured":"F. Bellard . QEMU, a fast and portable dynamic translator . In USENIX 2005 Annual Technical Conf., FREENIX Track , pages 41 -- 46 , Apr. 2005 . F. Bellard. QEMU, a fast and portable dynamic translator. In USENIX 2005 Annual Technical Conf., FREENIX Track, pages 41--46, Apr. 2005."},{"key":"e_1_2_1_5_1","unstructured":"B. Calder. SimPoint. http:\/\/www.cse.ucsd.edu\/~calder\/simpoint.  B. Calder. SimPoint. http:\/\/www.cse.ucsd.edu\/~calder\/simpoint."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373608"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363738"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2008.4510735"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/84537.84545"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.41"},{"key":"e_1_2_1_11_1","first-page":"145","volume-title":"Choosing representative slices of program execution for microarchitecture simulations: A preliminary application to the data stream. Workload Characterization of Emerging Computer applications","author":"Lafage T.","year":"2001","unstructured":"T. Lafage and A. Seznec . Choosing representative slices of program execution for microarchitecture simulations: A preliminary application to the data stream. Workload Characterization of Emerging Computer applications , pages 145 -- 163 , 2001 . T. Lafage and A. Seznec. Choosing representative slices of program execution for microarchitecture simulations: A preliminary application to the data stream. Workload Characterization of Emerging Computer applications, pages 145--163, 2001."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430578"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511349"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/6462.6485"},{"key":"e_1_2_1_16_1","volume-title":"Workshop on Design, Architecture and Simulation of Chip Multiprocessors (dasCMP'08)","author":"Monchiero M.","year":"2008","unstructured":"M. Monchiero , J.-H. Ahn , A. Falc\u00f3n , D. Ortega , and P. Faraboschi . How to simulate 1000 cores . In Workshop on Design, Architecture and Simulation of Chip Multiprocessors (dasCMP'08) , Nov. 2008 . M. Monchiero, J.-H. Ahn, A. Falc\u00f3n, D. Ortega, and P. Faraboschi. How to simulate 1000 cores. In Workshop on Design, Architecture and Simulation of Chip Multiprocessors (dasCMP'08), Nov. 2008."},{"key":"e_1_2_1_17_1","unstructured":"NASA Ames Research Center. The NAS parallel benchmarks. http:\/\/www.nas.nasa.gov\/Resources\/Software\/npb.html.  NASA Ames Research Center. The NAS parallel benchmarks. http:\/\/www.nas.nasa.gov\/Resources\/Software\/npb.html."},{"key":"e_1_2_1_18_1","first-page":"108","volume-title":"Proceedings of the International Solid-State Circuits Conference (ISSCC 2007","author":"Nawathe U. G.","year":"2007","unstructured":"U. G. Nawathe , M. Hassan , L. Warriner , K. Yen , B. Upputuri , D. Greenhill , A. Kumar , and H. Park . An 8-core 64-thread 64-bit power efficient SPARC SoC (Niagara2) . In Proceedings of the International Solid-State Circuits Conference (ISSCC 2007 ), pages 108 -- 109 , 2007 . U. G. Nawathe, M. Hassan, L. Warriner, K. Yen, B. Upputuri, D. Greenhill, A. Kumar, and H. Park. An 8-core 64-thread 64-bit power efficient SPARC SoC (Niagara2). In Proceedings of the International Solid-State Circuits Conference (ISSCC 2007), pages 108--109, 2007."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1002\/jcc.20289"},{"key":"e_1_2_1_20_1","volume-title":"Hot Chips","author":"Rosenblum M.","year":"1999","unstructured":"M. Rosenblum . VMware's virtual platform : A virtual machine monitor for commodity PCs . In Hot Chips 11, Aug. 1999 . M. Rosenblum. VMware's virtual platform: A virtual machine monitor for commodity PCs. In Hot Chips 11, Aug. 1999."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/88.473612"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178260"},{"key":"e_1_2_1_24_1","volume-title":"Performance Evaluation Corporation. SPEC CPU2000","year":"2000","unstructured":"Standard Performance Evaluation Corporation. SPEC CPU2000 . http:\/\/www.spec.org\/cpu 2000 . Standard Performance Evaluation Corporation. SPEC CPU2000. http:\/\/www.spec.org\/cpu2000."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"e_1_2_1_26_1","unstructured":"TOP500 Project. TOP500 Supercomputer Sites. http:\/\/www.top500.org.  TOP500 Project. TOP500 Supercomputer Sites. http:\/\/www.top500.org."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.35"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859629"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2006.404"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.8"}],"container-title":["ACM SIGOPS Operating Systems Review"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1496909.1496921","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1496909.1496921","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T14:47:31Z","timestamp":1750258051000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1496909.1496921"}},"subtitle":["infrastructure for full system simulation"],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":31,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,1]]}},"alternative-id":["10.1145\/1496909.1496921"],"URL":"https:\/\/doi.org\/10.1145\/1496909.1496921","relation":{},"ISSN":["0163-5980"],"issn-type":[{"value":"0163-5980","type":"print"}],"subject":[],"published":{"date-parts":[[2009,1]]},"assertion":[{"value":"2009-01-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}