{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:29:16Z","timestamp":1774801756076,"version":"3.50.1"},"reference-count":27,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2009,3,1]],"date-time":"2009-03-01T00:00:00Z","timestamp":1235865600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2009,3]]},"abstract":"<jats:p>\n            Increased chip temperature has been known to cause severe reliability problems and to significantly increase leakage power. The register file has been previously shown to exhibit the highest temperature compared to all other hardware components in a modern high-end embedded processor, which makes it particularly susceptible to faults and elevated leakage power. We show that this is mostly due to the highly clustered register file accesses where a set of few registers physically placed close to each other are accessed with very high frequency. We propose compile-time temperature-aware register reallocation methodologies for breaking such groups of registers and to uniformly distribute the accesses to the register file. This is achieved with\n            <jats:italic>no performance<\/jats:italic>\n            and\n            <jats:italic>no hardware overheads<\/jats:italic>\n            . We show that the underlying problem is NP-hard, and subsequently introduce and evaluate two efficient algorithmic heuristics. Our extensive experimental study demonstrates the efficiency of the proposed methodology.\n          <\/jats:p>","DOI":"10.1145\/1497561.1497569","type":"journal-article","created":{"date-parts":[[2009,4,6]],"date-time":"2009-04-06T16:34:22Z","timestamp":1239035662000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Temperature-aware register reallocation for register file power-density minimization"],"prefix":"10.1145","volume":"14","author":[{"given":"Xiangrong","family":"Zhou","sequence":"first","affiliation":[{"name":"University of Maryland, College Park, MD"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chenjie","family":"Yu","sequence":"additional","affiliation":[{"name":"University of Maryland, College Park, MD"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Petrov","sequence":"additional","affiliation":[{"name":"University of Maryland, College Park, MD"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,4,7]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of the International Conference on Computer Design (ICCD).","author":"Agrawal B.","unstructured":"Agrawal , B. and Sherwood , T . 2006. Guiding architectural sram models . In Proceedings of the International Conference on Computer Design (ICCD). Agrawal, B. and Sherwood, T. 2006. Guiding architectural sram models. In Proceedings of the International Conference on Computer Design (ICCD)."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.823443"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/11847083_11"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01193837"},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA). 171--182","author":"Brooks D.","unstructured":"Brooks , D. and Martonosi , M . 2001. Dynamic thermal management for high-performance microprocessors . In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA). 171--182 . Brooks, D. and Martonosi, M. 2001. Dynamic thermal management for high-performance microprocessors. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA). 171--182."},{"key":"e_1_2_1_6_1","volume-title":"Computer and Job-Shop Scheduling Theory","author":"Coffman E. G.","unstructured":"Coffman , E. G. 1976. Computer and Job-Shop Scheduling Theory . John Wiley & amp; Sons Inc. Coffman, E. G. 1976. Computer and Job-Shop Scheduling Theory. John Wiley &amp; Sons Inc."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.39"},{"key":"e_1_2_1_8_1","volume-title":"Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools. Morgan Kaufmann.","author":"Fisher J.","year":"2005","unstructured":"Fisher , J. , Faraboschi , P. , and Young , C . 2005 . Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools. Morgan Kaufmann. Fisher, J., Faraboschi, P., and Young, C. 2005. Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools. Morgan Kaufmann."},{"key":"e_1_2_1_9_1","unstructured":"Gunther S. Binns F. Carmean D. and Hall J. 2001. Managing the impact of increasing microprocessor power consumption. Intel Techn. J.  Gunther S. Binns F. Carmean D. and Hall J. 2001. Managing the impact of increasing microprocessor power consumption. Intel Techn. J."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871561"},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the Workshop on Compilers and Operating Systems for Low Power (COLP).","author":"Kandemir M.","unstructured":"Kandemir , M. , Vijaykrishnan , N. , Irwin , M. , Ye , W. , and Demirkiran , I . 2000. Register relabeling: A post compilation technique for energy reduction . In Proceedings of the Workshop on Compilers and Operating Systems for Low Power (COLP). Kandemir, M., Vijaykrishnan, N., Irwin, M., Ye, W., and Demirkiran, I. 2000. Register relabeling: A post compilation technique for energy reduction. In Proceedings of the Workshop on Compilers and Operating Systems for Low Power (COLP)."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.36"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the Workshop on Temperature-Aware Computer Systems (TACS).","author":"Kursun E.","unstructured":"Kursun , E. , Cher , C. , Buyuktosunoglu , A. , and Bose , P . 2006. Investigating the effects of task scheduling on thermal behavior . In Proceedings of the Workshop on Temperature-Aware Computer Systems (TACS). Kursun, E., Cher, C., Buyuktosunoglu, A., and Bose, P. 2006. Investigating the effects of task scheduling on thermal behavior. In Proceedings of the Workshop on Temperature-Aware Computer Systems (TACS)."},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the International Symposium on Microarchitecture (MICRO). 330--335","author":"Lee C.","unstructured":"Lee , C. , Potkonjak , M. , and Mangione-Smith , W. H . 1997. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems . In Proceedings of the International Symposium on Microarchitecture (MICRO). 330--335 . Lee, C., Potkonjak, M., and Mangione-Smith, W. H. 1997. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. In Proceedings of the International Symposium on Microarchitecture (MICRO). 330--335."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.104"},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of THERMINIC-8.","author":"Mahajan R.","year":"2002","unstructured":"Mahajan , R. 2002 . Thermal management of cpus: A perspective on trends, needs and opportunities . In Proceedings of THERMINIC-8. Mahajan, R. 2002. Thermal management of cpus: A perspective on trends, needs and opportunities. In Proceedings of THERMINIC-8."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/263272.263286"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147051"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.36"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228844"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261387"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782831"},{"key":"e_1_2_1_24_1","unstructured":"Tarjan D. Thoziyoor S. and Jouppi N. 2006. Cacti 4.0: An integrated cache timing power and area model. Tech. rep. HP Laboratories Palo Alto.  Tarjan D. Thoziyoor S. and Jouppi N. 2006. Cacti 4.0: An integrated cache timing power and area model. Tech. rep. HP Laboratories Palo Alto."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337436"},{"key":"e_1_2_1_26_1","doi-asserted-by":"crossref","unstructured":"Yeh L. and Chu R. 2001. Thermal Management of Microelectronic Equipment. American Society of Mechanical Engineers.  Yeh L. and Chu R. 2001. Thermal Management of Microelectronic Equipment. American Society of Mechanical Engineers.","DOI":"10.1115\/1.801683"},{"key":"e_1_2_1_27_1","volume-title":"Hotleakage: A temperature-aware model of subthreshold and gate leakage for architects. Tech. rep., CS-2003-05","author":"Zhang Y.","year":"2003","unstructured":"Zhang , Y. 2003 . Hotleakage: A temperature-aware model of subthreshold and gate leakage for architects. Tech. rep., CS-2003-05 , University of Virginia . Zhang, Y. 2003. Hotleakage: A temperature-aware model of subthreshold and gate leakage for architects. Tech. rep., CS-2003-05, University of Virginia."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1497561.1497569","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1497561.1497569","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:45:43Z","timestamp":1750250743000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1497561.1497569"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":27,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2009,3]]}},"alternative-id":["10.1145\/1497561.1497569"],"URL":"https:\/\/doi.org\/10.1145\/1497561.1497569","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,3]]},"assertion":[{"value":"2008-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2008-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-04-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}