{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T14:55:57Z","timestamp":1779202557365,"version":"3.51.4"},"reference-count":40,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2009,3,1]],"date-time":"2009-03-01T00:00:00Z","timestamp":1235865600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2009,3]]},"abstract":"<jats:p>Security protocols are frequently accelerated by implementing the underlying cryptographic functions in reconfigurable hardware. However, unprotected hardware implementations are susceptible to side-channel attacks, and Differential Power Analysis (DPA) has been shown to be especially powerful. In this work, we evaluate and compare the effectiveness of common hiding countermeasures against DPA in FPGA-based designs, using the Whirlpool hash function as a case study. In particular, we develop a new design flow called Isolated WDDL (IWDDL). In contrast with previous works, IWDDL isolates the direct and complementary circuit paths, and also provides DPA resistance in the Hamming distance power model. The analysis is supported using actual implementation results.<\/jats:p>","DOI":"10.1145\/1502781.1502784","type":"journal-article","created":{"date-parts":[[2009,4,6]],"date-time":"2009-04-06T16:34:22Z","timestamp":1239035662000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":37,"title":["Isolated WDDL"],"prefix":"10.1145","volume":"2","author":[{"given":"Robert P.","family":"McEvoy","sequence":"first","affiliation":[{"name":"University College Cork"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Colin C.","family":"Murphy","sequence":"additional","affiliation":[{"name":"University College Cork"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William P.","family":"Marnane","sequence":"additional","affiliation":[{"name":"University College Cork"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Tunstall","sequence":"additional","affiliation":[{"name":"University of Bristol"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,3]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference and Exposition (DATE\u201907)","author":"Alho T."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85053-3_25"},{"key":"e_1_2_1_3_1","unstructured":"Barreto P. S. and Rijmen V. 2003. The Whirlpool hashing function. http:\/\/paginas.terra.com.br\/informatica\/paulobarreto\/WhirlpoolPage.html.  Barreto P. S. and Rijmen V. 2003. The Whirlpool hashing function. http:\/\/paginas.terra.com.br\/informatica\/paulobarreto\/WhirlpoolPage.html."},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the 6th International Workshop on Cryptographic Hardware and Embedded Systems (CHES\u201904)","volume":"3156","author":"Brier E."},{"key":"e_1_2_1_5_1","unstructured":"Carlier V. Chabanne H. Dottax E. and Pelletier H. 2004. Electromagnetic side channels of an FPGA implementation of AES. IACR ePrint Archive.  Carlier V. Chabanne H. Dottax E. and Pelletier H. 2004. Electromagnetic side channels of an FPGA implementation of AES. IACR ePrint Archive."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403441"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/228370.228390"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the 3rd International Workshop on Cryptographic Hardware and Embedded Systems (CHES\u201901)","volume":"2162","author":"Gandolfi K."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559042"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_28"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/SSIRI.2008.31"},{"key":"e_1_2_1_12_1","unstructured":"ISO\/IEC 10118-3. 2004. Information technology---security techniques---hash-functions---part 3: Dedicated hash-functions.  ISO\/IEC 10118-3. 2004. Information technology---security techniques---hash-functions---part 3: Dedicated hash-functions."},{"key":"e_1_2_1_13_1","unstructured":"Kirschbaum M. 2007. Investigation of DPA-resistant logic styles. M.S. thesis Graz University of Technology.  Kirschbaum M. 2007. Investigation of DPA-resistant logic styles. M.S. thesis Graz University of Technology."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2004.1277864"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the International Symposium on Circuits and Systems (ISCAS\u201904)","volume":"2","author":"Kitsos P."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/646761.706156"},{"key":"e_1_2_1_17_1","volume-title":"Advances in Cryptology Proceedings of the 19th Annual International Cryptology Conference (CRYPTO\u201999)","volume":"1666","author":"Kocher P."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.49"},{"key":"e_1_2_1_19_1","doi-asserted-by":"crossref","unstructured":"Lewin D. and Protheroe D. 1992. Design of Logic Systems 2nd ed. Nelson Thornes Ltd.   Lewin D. and Protheroe D. 1992. Design of Logic Systems 2nd ed. Nelson Thornes Ltd.","DOI":"10.1007\/978-1-4899-6856-2"},{"key":"e_1_2_1_20_1","unstructured":"Mangard S. Oswald E. and Popp T. 2007. Power Analysis Attacks: Revealing the Secrets of Smart Cards. Springer.   Mangard S. Oswald E. and Popp T. 2007. Power Analysis Attacks: Revealing the Secrets of Smart Cards . Springer."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_12"},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of the 8th International Workshop on Information Security Applications (WISA\u201907)","volume":"4867","author":"McEvoy R. P."},{"key":"e_1_2_1_23_1","volume-title":"Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT\u201905)","author":"McLoone M."},{"key":"e_1_2_1_24_1","unstructured":"National Institute of Standards and Technology. 2001. FIPS PUB 197. Advanced Encryption Standard.  National Institute of Standards and Technology. 2001. FIPS PUB 197. Advanced Encryption Standard."},{"key":"e_1_2_1_25_1","unstructured":"National Institute of Standards and Technology. 2002a. FIPS PUB 180-2. Secure Hash Standard.  National Institute of Standards and Technology. 2002a. FIPS PUB 180-2. Secure Hash Standard."},{"key":"e_1_2_1_26_1","unstructured":"National Institute of Standards and Technology. 2002b. FIPS PUB 198. The Keyed-Hash Message Authentication Code (HMAC).  National Institute of Standards and Technology. 2002b. FIPS PUB 198. The Keyed-Hash Message Authentication Code (HMAC)."},{"key":"e_1_2_1_27_1","unstructured":"NESSIE. 2003. New European Schemes for Signatures Integrity and Encryption. IST-1999-12324. http:\/\/cryptonessie.org.  NESSIE. 2003. New European Schemes for Signatures Integrity and Encryption. IST-1999-12324. http:\/\/cryptonessie.org."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1007\/11967668_16"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_23"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117225"},{"key":"e_1_2_1_31_1","volume-title":"SIS: A system for sequential circuit synthesis. Tech. rep.","author":"Sentovich E. M.","year":"1992"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2005.862437"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_21"},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the 28th European Solid-State Circuits Conference (ESSCIRC\u201902)","author":"Tiri K."},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the International Workshop on Logic and Synthesis (IWLS\u201904)","author":"Tiri K."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855939"},{"key":"e_1_2_1_37_1","volume-title":"Proceedings of the 6th International Workshop on Cryptographic Hardware and Embedded Systems (CHES\u201904)","volume":"3156","author":"Waddle J."},{"key":"e_1_2_1_38_1","unstructured":"Xilinx. 2006. Spartan-3 generation FPGA user guide. Retrieved online April 2008. http:\/\/direct.xilinx.com\/bvdocs\/userguides\/ug331.pdf.  Xilinx. 2006. Spartan-3 generation FPGA user guide. Retrieved online April 2008. http:\/\/direct.xilinx.com\/bvdocs\/userguides\/ug331.pdf."},{"key":"e_1_2_1_39_1","unstructured":"Yu P. 2007. Implementation of DPA-resistant circuit for FPGA. M.S. thesis Virginia Polytechnic Institute and State University Blacksburg Virginia.  Yu P. 2007. Implementation of DPA-resistant circuit for FPGA. M.S. thesis Virginia Polytechnic Institute and State University Blacksburg Virginia."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289831"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1502781.1502784","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1502781.1502784","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:37Z","timestamp":1750253377000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1502781.1502784"}},"subtitle":["A Hiding Countermeasure for Differential Power Analysis on FPGAs"],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":40,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,3]]}},"alternative-id":["10.1145\/1502781.1502784"],"URL":"https:\/\/doi.org\/10.1145\/1502781.1502784","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"value":"1936-7406","type":"print"},{"value":"1936-7414","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,3]]},"assertion":[{"value":"2008-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-03-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}