{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:47:13Z","timestamp":1759146433939,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,2,22]],"date-time":"2009-02-22T00:00:00Z","timestamp":1235260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,2,22]]},"DOI":"10.1145\/1508128.1508131","type":"proceedings-article","created":{"date-parts":[[2009,2,25]],"date-time":"2009-02-25T14:46:05Z","timestamp":1235573165000},"page":"3-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Towards automated ECOs in FPGAs"],"prefix":"10.1145","author":[{"given":"Andrew C.","family":"Ling","sequence":"first","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephen D.","family":"Brown","sequence":"additional","affiliation":[{"name":"Altera Corporation, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianwen","family":"Zhu","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sean","family":"Safarpour","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"May","author":"Morris K.","year":"2006","unstructured":"K. Morris , \"Time for a change : Mentor mondernizes the ECO,\" FPGA and Structured ASIC , May 2006 . K. Morris, \"Time for a change: Mentor mondernizes the ECO,\" FPGA and Structured ASIC, May 2006."},{"key":"e_1_3_2_1_2_1","unstructured":"S. Golson \"The human ECO compiler \" Trilobyte Systems 2004.  S. Golson \"The human ECO compiler \" Trilobyte Systems 2004."},{"key":"e_1_3_2_1_3_1","unstructured":"R. Goering \"Post-silicon debugging worth a second look EEtimes \" 2007. {Online}. Available: http:\/\/www.eetimes.com\/  R. Goering \"Post-silicon debugging worth a second look EEtimes \" 2007. {Online}. Available: http:\/\/www.eetimes.com\/"},{"key":"e_1_3_2_1_4_1","unstructured":"D. Platzker \"FPGA design meets the heisenberg uncertainty principle \" SOCcentral 2005.  D. Platzker \"FPGA design meets the heisenberg uncertainty principle \" SOCcentral 2005."},{"key":"e_1_3_2_1_5_1","unstructured":"Altera Corporation Quartus II University Interface Program. {Online}. Available: http:\/\/www.altera.com\/education\/univ\/research\/unvquip.html  Altera Corporation Quartus II University Interface Program. {Online}. Available: http:\/\/www.altera.com\/education\/univ\/research\/unvquip.html"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332379"},{"key":"e_1_3_2_1_7_1","first-page":"30","article-title":"Automating the diagnosis and the rectification of digital errors with PRIAM","author":"Madre J. C.","year":"1989","unstructured":"J. C. Madre , O. Coudert , and J. P. Billon , \" Automating the diagnosis and the rectification of digital errors with PRIAM ,\" in International Conference on Computer-Aided Design , 1989 , pp. 30 -- 33 . J. C. Madre, O. Coudert, and J. P. Billon, \"Automating the diagnosis and the rectification of digital errors with PRIAM,\" in International Conference on Computer-Aided Design, 1989, pp. 30--33.","journal-title":"International Conference on Computer-Aided Design"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907257"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358019"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.784128"},{"volume-title":"Advanced FPGA Design Synthesis,\"","year":"2005","key":"e_1_3_2_1_11_1","unstructured":"Mentor Graphics, \"Precision synthesis : product overview , Advanced FPGA Design Synthesis,\" 2005 . Mentor Graphics, \"Precision synthesis: product overview, Advanced FPGA Design Synthesis,\" 2005."},{"key":"e_1_3_2_1_12_1","volume-title":"SmartGuide,\" Xilinx Press Release","author":"Xilinx Corporation","year":"2008","unstructured":"Xilinx Corporation , \"SmartCompile technology : SmartGuide,\" Xilinx Press Release , 2008 . Xilinx Corporation, \"SmartCompile technology: SmartGuide,\" Xilinx Press Release, 2008."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379017"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2007.28"},{"key":"e_1_3_2_1_16_1","first-page":"227","article-title":"Scalable exploration of functional dependency by interpolation and incremental SAT solving","author":"Lee C.-C.","year":"2007","unstructured":"C.-C. Lee , J.-H. R. Jiang , C.-Y. R. Huang , and A. Mishchenko , \" Scalable exploration of functional dependency by interpolation and incremental SAT solving ,\" in International Conference on Computer-Aided Design , 2007 , pp. 227 -- 233 . C.-C. Lee, J.-H. R. Jiang, C.-Y. R. Huang, and A. Mishchenko, \"Scalable exploration of functional dependency by interpolation and incremental SAT solving,\" in International Conference on Computer-Aided Design, 2007, pp. 227--233.","journal-title":"International Conference on Computer-Aided Design"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"K. L. McMillan \"Interpolation and SAT-based model checking \" vol. 2725 pp. 1--13 2008.  K. L. McMillan \"Interpolation and SAT-based model checking \" vol. 2725 pp. 1--13 2008.","DOI":"10.1007\/978-3-540-45069-6_1"},{"key":"e_1_3_2_1_18_1","first-page":"31","article-title":"Post-placement BDD-based decomposition for FPGAs","author":"Manohararajah V.","year":"2005","unstructured":"V. Manohararajah , D. P. Singh , and S. D. Brown , \" Post-placement BDD-based decomposition for FPGAs ,\" in Field-Programmable Logic , Aug. 2005 , pp. 31 -- 38 . V. Manohararajah, D. P. Singh, and S. D. Brown, \"Post-placement BDD-based decomposition for FPGAs,\" in Field-Programmable Logic, Aug. 2005, pp. 31--38.","journal-title":"Field-Programmable Logic"}],"event":{"name":"FPGA '09: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '09"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508131","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1508128.1508131","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:38Z","timestamp":1750253378000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508131"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2,22]]},"references-count":18,"alternative-id":["10.1145\/1508128.1508131","10.1145\/1508128"],"URL":"https:\/\/doi.org\/10.1145\/1508128.1508131","relation":{},"subject":[],"published":{"date-parts":[[2009,2,22]]},"assertion":[{"value":"2009-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}