{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,6]],"date-time":"2026-02-06T12:55:10Z","timestamp":1770382510956,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,2,22]],"date-time":"2009-02-22T00:00:00Z","timestamp":1235260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,2,22]]},"DOI":"10.1145\/1508128.1508135","type":"proceedings-article","created":{"date-parts":[[2009,2,25]],"date-time":"2009-02-25T14:46:05Z","timestamp":1235573165000},"page":"33-42","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":58,"title":["Architectural enhancements in Stratix-III\u2122 and Stratix-IV\u2122"],"prefix":"10.1145","author":[{"given":"David","family":"Lewis","sequence":"first","affiliation":[{"name":"Altera Corp, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elias","family":"Ahmed","sequence":"additional","affiliation":[{"name":"Altera Corp, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Cashman","sequence":"additional","affiliation":[{"name":"Altera Corp, Toronto, ON, Cameroon"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tim","family":"Vanderhoek","sequence":"additional","affiliation":[{"name":"Altera Corp, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris","family":"Lane","sequence":"additional","affiliation":[{"name":"Altera Corp, San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andy","family":"Lee","sequence":"additional","affiliation":[{"name":"Altera Corp, San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philip","family":"Pan","sequence":"additional","affiliation":[{"name":"Altera Corp, San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"329","volume-title":"Proc. FPT","author":"Kawanami T.","year":"2006","unstructured":"T. Kawanami Voltages for an FPGA with Field-Programmable Vth Components \", Proc. FPT 2006 , pp 329 -- 332 T. Kawanami et al, \"Optimal Set of Body Bias Voltages for an FPGA with Field-Programmable Vth Components\", Proc. FPT 2006, pp 329--332"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/553523"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611821"},{"key":"e_1_3_2_1_5_1","unstructured":"Xilinx Inc. \"The Programmable Logic Data Book\" Xilinx 1998 p 4--7  Xilinx Inc. \"The Programmable Logic Data Book\" Xilinx 1998 p 4--7"},{"key":"e_1_3_2_1_6_1","first-page":"292","volume-title":"Proc ISSCC-2007","author":"Tschanz J.","unstructured":"J. Tschanz , \"Adaptive Frequency and Biasing Techniques for Tolerance to Dynamic Temperature-Voltage Variations and Aging\" , Proc ISSCC-2007 , pp 292 -- 293 J. Tschanz, \"Adaptive Frequency and Biasing Techniques for Tolerance to Dynamic Temperature-Voltage Variations and Aging\", Proc ISSCC-2007, pp 292--293"},{"key":"e_1_3_2_1_7_1","first-page":"1545","volume-title":"Solid-State Circuits","volume":"37","author":"Kao J.","unstructured":"J. Kao , M. Miyazaki , and A.R. Chandrakasan , \" A 175-mV Multiply-Accumulate Unit Using An Adaptive Supply Voltage and Body Bias Architecture,\" IEEE J . Solid-State Circuits , pp. 1545 -- 1554 vol. 37 , no. 11, Nov., 2002. J. Kao, M. Miyazaki, and A.R. Chandrakasan, \"A 175-mV Multiply-Accumulate Unit Using An Adaptive Supply Voltage and Body Bias Architecture,\" IEEE J. Solid-State Circuits, pp. 1545--1554 vol. 37, no. 11, Nov., 2002."},{"key":"e_1_3_2_1_8_1","volume":"139","author":"Tschanz J.","unstructured":"J. Tschanz , \"Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage\", IEEE J. Solid State Circuits, pp 139 6--1402, vol 37, no. 11, Nov 2002 J. Tschanz et al., \"Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage\", IEEE J. Solid State Circuits, pp 1396--1402, vol 37, no. 11, Nov 2002","journal-title":"IEEE J. Solid State Circuits, pp"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117203"},{"key":"e_1_3_2_1_10_1","volume-title":"Proc. CICC","author":"Anderson J.","year":"2004","unstructured":"J. Anderson , F. Najm , \"Low--Power Programmable Routing Circuitry for FPGAs\" , Proc. CICC , 2004 J. Anderson, F. Najm, \"Low--Power Programmable Routing Circuitry for FPGAs\", Proc. CICC, 2004"},{"key":"e_1_3_2_1_11_1","volume-title":"Proc.CICC","author":"Rahman A.","year":"2005","unstructured":"A. Rahman , S. Das , T. Tuan , A. Rahut , \"Heterogeneous Routing Architecture for Low Power FPGA Fabric\" , Proc.CICC , 2005 . A. Rahman, S. Das, T. Tuan, A. Rahut, \"Heterogeneous Routing Architecture for Low Power FPGA Fabric\", Proc.CICC, 2005."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968288"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996767"},{"key":"e_1_3_2_1_14_1","volume-title":"Proc ICCAD","author":"Li F.","year":"2004","unstructured":"F. Li , Y. Lin , L. He , \" A Fully Vdd-Programmable Fabric for Low-Power FPGAs\" , Proc ICCAD , 2004 . F. Li, Y. Lin, L. He, \"A Fully Vdd-Programmable Fabric for Low-Power FPGAs\", Proc ICCAD, 2004."}],"event":{"name":"FPGA '09: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA '09","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508135","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1508128.1508135","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:38Z","timestamp":1750253378000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508135"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2,22]]},"references-count":14,"alternative-id":["10.1145\/1508128.1508135","10.1145\/1508128"],"URL":"https:\/\/doi.org\/10.1145\/1508128.1508135","relation":{},"subject":[],"published":{"date-parts":[[2009,2,22]]},"assertion":[{"value":"2009-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}