{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:08:21Z","timestamp":1759147701720,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,2,22]],"date-time":"2009-02-22T00:00:00Z","timestamp":1235260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,2,22]]},"DOI":"10.1145\/1508128.1508136","type":"proceedings-article","created":{"date-parts":[[2009,2,25]],"date-time":"2009-02-25T14:46:05Z","timestamp":1235573165000},"page":"43-52","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Towards reliable 5Gbps wave-pipelined and 3Gbps surfing interconnect in 65nm FPGAs"],"prefix":"10.1145","author":[{"given":"Paul","family":"Teehan","sequence":"first","affiliation":[{"name":"University of British Columbia, Vancouver, BC, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guy G.F.","family":"Lemieux","sequence":"additional","affiliation":[{"name":"University of British Columbia, Vancouver, BC, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark R.","family":"Greenstreet","sequence":"additional","affiliation":[{"name":"University of British Columbia, Vancouver, BC, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.900746"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360323"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360331"},{"key":"e_1_3_2_1_4_1","first-page":"37","article-title":"A negative-overhead, self-timed pipeline","author":"Winters B.D.","year":"2002","unstructured":"B.D. Winters and M.R. Greenstreet , \" A negative-overhead, self-timed pipeline ,\" ASYNC , pp. 37 -- 46 , 2002 . B.D. Winters and M.R. Greenstreet, \"A negative-overhead, self-timed pipeline,\" ASYNC, pp. 37--46, 2002.","journal-title":"ASYNC"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.28"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2007.8"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353610.1353620"},{"key":"e_1_3_2_1_8_1","first-page":"213","article-title":"Implementation of wave-pipelined interconnects in FPGAs","author":"Mak T.","year":"2008","unstructured":"T. Mak , C. D'Alessandro , P. Sedcole , P.Y.K. Cheung , A. Yakovlev , and W. Luk . \" Implementation of wave-pipelined interconnects in FPGAs ,\" NoCs , pp. 213 -- 214 , 2008 . T. Mak, C. D'Alessandro, P. Sedcole, P.Y.K. Cheung, A. Yakovlev, and W. Luk. \"Implementation of wave-pipelined interconnects in FPGAs,\" NoCs, pp. 213--214, 2008.","journal-title":"NoCs"},{"key":"e_1_3_2_1_9_1","first-page":"9","article-title":"Wave-pipelined signalling for on-FPGA communication","author":"Mak T.","year":"2008","unstructured":"T. Mak , P. Sedcole , P. Y. K. Cheung and W. Luk , \" Wave-pipelined signalling for on-FPGA communication ,\" FPT , pp. 9 -- 16 , December 2008 . T. Mak, P. Sedcole, P. Y. K. Cheung and W. Luk, \"Wave-pipelined signalling for on-FPGA communication,\" FPT, pp. 9--16, December 2008.","journal-title":"FPT"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876095"},{"key":"e_1_3_2_1_11_1","first-page":"118","article-title":"Pausible clocking: a first step toward heterogeneous systems","author":"Yun K. Y","year":"1996","unstructured":"K. Y Yun and R. P Donohue , \" Pausible clocking: a first step toward heterogeneous systems ,\" ICCD , pp. 118 -- 123 , October 1996 . K. Y Yun and R. P Donohue, \"Pausible clocking: a first step toward heterogeneous systems,\" ICCD, pp. 118--123, October 1996.","journal-title":"ICCD"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.151"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-3385-3","volume-title":"Asynchronous circuit design -- a tutorial","author":"Spars\u00f8 J.","year":"2001","unstructured":"J. Spars\u00f8 , Asynchronous circuit design -- a tutorial , Kluwer Academic Publishers , Boston\/Dordrecht\/London, December 2001 . J. Spars\u00f8, Asynchronous circuit design -- a tutorial, Kluwer Academic Publishers, Boston\/Dordrecht\/London, December 2001."},{"key":"e_1_3_2_1_14_1","first-page":"46","article-title":"GasP: a minimal FIFO control","author":"Sutherland I.","year":"2001","unstructured":"I. Sutherland and S. Fairbanks , \" GasP: a minimal FIFO control ,\" ASYNC , pp. 46 -- 53 , 2001 . I. Sutherland and S. Fairbanks, \"GasP: a minimal FIFO control,\" ASYNC, pp. 46--53, 2001.","journal-title":"ASYNC"},{"key":"e_1_3_2_1_15_1","first-page":"41","article-title":"Directional and single-driver wires in FPGA interconnect","author":"Lemieux G.","year":"2004","unstructured":"G. Lemieux , E. Lee , M. Tom , and A. Yu , \" Directional and single-driver wires in FPGA interconnect ,\" FPT , pp. 41 -- 48 , December 2004 . G. Lemieux, E. Lee, M. Tom, and A. Yu, \"Directional and single-driver wires in FPGA interconnect,\" FPT, pp. 41--48, December 2004.","journal-title":"FPT"},{"key":"e_1_3_2_1_16_1","first-page":"562","article-title":"A 5GHz 0.18-\u00b5m CMOS technology PLL with a symmetry PFD","volume":"2","author":"Yingmei C.","year":"2008","unstructured":"C. Yingmei , W. Zhigong , and Z. Li , \" A 5GHz 0.18-\u00b5m CMOS technology PLL with a symmetry PFD ,\" ICMMT , vol. 2 , pp. 562 -- 565 , 2008 . C. Yingmei, W. Zhigong, and Z. Li, \"A 5GHz 0.18-\u00b5m CMOS technology PLL with a symmetry PFD,\" ICMMT, vol. 2, pp. 562--565, 2008.","journal-title":"ICMMT"},{"key":"e_1_3_2_1_17_1","first-page":"3073","article-title":"Pulse-mode link for robust, high speed communications","author":"Miller M.","year":"2008","unstructured":"M. Miller , G. Hoover , and F. Brewer , \" Pulse-mode link for robust, high speed communications ,\" ISCAS , pp. 3073 -- 3077 , 2008 . M. Miller, G. Hoover, and F. Brewer, \"Pulse-mode link for robust, high speed communications,\" ISCAS, pp. 3073--3077, 2008.","journal-title":"ISCAS"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0141-y"},{"key":"e_1_3_2_1_19_1","volume-title":"Georgia Institute of Technology","author":"Deodhar V.V.","year":"2005","unstructured":"V.V. Deodhar , \"Throughput-centric wave-pipelined interconnect circuits for gigascale integration,\" PhD dissertation , Georgia Institute of Technology , 2005 . V.V. Deodhar, \"Throughput-centric wave-pipelined interconnect circuits for gigascale integration,\" PhD dissertation, Georgia Institute of Technology, 2005."},{"issue":"6","key":"e_1_3_2_1_20_1","first-page":"1405","article-title":"Surfing pipelines: Theory and implementation","volume":"42","author":"Yang S.","year":"2007","unstructured":"S. Yang , B.D. Winters , and M.R. Greenstreet , \" Surfing pipelines: Theory and implementation ,\" JSSC , vol. 42 , no. 6 , pp. 1405 -- 1414 , 2007 . S. Yang, B.D. Winters, and M.R. Greenstreet, \"Surfing pipelines: Theory and implementation,\" JSSC, vol. 42, no. 6, pp. 1405--1414, 2007.","journal-title":"JSSC"},{"key":"e_1_3_2_1_21_1","first-page":"569","article-title":"High performance CMOS variability in the 65nm regime and beyond","author":"Nassif S.","year":"2007","unstructured":"S. Nassif , K. Bernstein , D.J. Frank , A. Gattiker , W. Haensch , B.L. Ji , E. Nowak , D. Pearson , and N.J. Rohrer , \" High performance CMOS variability in the 65nm regime and beyond ,\" IEDM , pp. 569 -- 571 , 2007 . S. Nassif, K. Bernstein, D.J. Frank, A. Gattiker, W. Haensch, B.L. Ji, E. Nowak, D. Pearson, and N.J. Rohrer, \"High performance CMOS variability in the 65nm regime and beyond,\" IEDM, pp. 569--571, 2007.","journal-title":"IEDM"},{"key":"e_1_3_2_1_22_1","first-page":"97","article-title":"Within-die delay variability in 90nm FPGAs and beyond","author":"Sedcole P.","year":"2006","unstructured":"P. Sedcole and P.Y.K. Cheung , \" Within-die delay variability in 90nm FPGAs and beyond ,\" FPT , pp. 97 -- 104 , December 2006 . P. Sedcole and P.Y.K. Cheung, \"Within-die delay variability in 90nm FPGAs and beyond,\" FPT, pp. 97--104, December 2006.","journal-title":"FPT"},{"key":"e_1_3_2_1_23_1","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"Weste N.E.","year":"2005","unstructured":"N.E. Weste and D. Harris , CMOS VLSI Design: A Circuits and Systems Perspective , Addison Wesley , 2005 . N.E. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, Addison Wesley, 2005."},{"key":"e_1_3_2_1_24_1","first-page":"2418","article-title":"Power-supply-variation-aware timing analysis of synchronous systems","author":"Kirolos S.","year":"2008","unstructured":"S. Kirolos , Y. Massoud , and Y. Ismail , \" Power-supply-variation-aware timing analysis of synchronous systems .\" ISCAS , pp. 2418 -- 2421 , 2008 . S. Kirolos, Y. Massoud, and Y. Ismail, \"Power-supply-variation-aware timing analysis of synchronous systems.\" ISCAS, pp. 2418--2421, 2008.","journal-title":"ISCAS"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2005.45"},{"issue":"4","key":"e_1_3_2_1_26_1","first-page":"820","article-title":"Circuits and techniques for high-resolution measurement of on-chip power supply noise","volume":"40","author":"Alon E.","year":"2005","unstructured":"E. Alon , V. Stojanovic , and M.A. Horowitz , \" Circuits and techniques for high-resolution measurement of on-chip power supply noise ,\" JSSC , vol. 40 , no. 4 , pp. 820 -- 828 , 2005 . E. Alon, V. Stojanovic, and M.A. Horowitz, \"Circuits and techniques for high-resolution measurement of on-chip power supply noise,\" JSSC, vol. 40, no. 4, pp. 820--828, 2005.","journal-title":"JSSC"},{"key":"e_1_3_2_1_27_1","volume-title":"Department of Electrical and Computer Engineering","author":"Teehan P.","year":"2008","unstructured":"P. Teehan , \" Reliable high-throughput FPGA interconnect using source-synchronous surfing and wave pipelining,\" MA Sc thesis , Department of Electrical and Computer Engineering , University of British Columbia , 2008 . P. Teehan, \"Reliable high-throughput FPGA interconnect using source-synchronous surfing and wave pipelining,\" MASc thesis, Department of Electrical and Computer Engineering, University of British Columbia, 2008."},{"key":"e_1_3_2_1_28_1","first-page":"55","volume-title":"Conf. Advanced Research in VLSI","author":"Dean M.E.","year":"1991","unstructured":"M.E. Dean , T.E. Williams , and D.L. Dill , \" Efficient self-timing with level-encoded 2-phase dual-rail (LEDR),\" Proc . Conf. Advanced Research in VLSI , pp. 55 -- 70 , 1991 . M.E. Dean, T.E. Williams, and D.L. Dill, \"Efficient self-timing with level-encoded 2-phase dual-rail (LEDR),\" Proc. Conf. Advanced Research in VLSI, pp. 55--70, 1991."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503050"},{"key":"e_1_3_2_1_30_1","first-page":"219","article-title":"Synthesizing datapath circuits for FPGAs with emphasis on area minimization","author":"Ye A.G.","year":"2002","unstructured":"A.G. Ye , J. Rose , and D. Lewis , \" Synthesizing datapath circuits for FPGAs with emphasis on area minimization ,\" FPT , pp. 219 -- 226 , December 2002 . A.G. Ye, J. Rose, and D. Lewis, \"Synthesizing datapath circuits for FPGAs with emphasis on area minimization,\" FPT, pp. 219--226, December 2002.","journal-title":"FPT"},{"key":"e_1_3_2_1_31_1","first-page":"129","article-title":"Using multi-bit logic blocks and automated packing to improve field-programmable gate array density for implementing datapath circuits","author":"Ye A.G.","year":"2004","unstructured":"A.G. Ye and J. Rose . \" Using multi-bit logic blocks and automated packing to improve field-programmable gate array density for implementing datapath circuits ,\" FPT , pp. 129 -- 136 , December 2004 . A.G. Ye and J. Rose. \"Using multi-bit logic blocks and automated packing to improve field-programmable gate array density for implementing datapath circuits,\" FPT, pp. 129--136, December 2004.","journal-title":"FPT"}],"event":{"name":"FPGA '09: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '09"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508136","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1508128.1508136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:38Z","timestamp":1750253378000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508136"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2,22]]},"references-count":31,"alternative-id":["10.1145\/1508128.1508136","10.1145\/1508128"],"URL":"https:\/\/doi.org\/10.1145\/1508128.1508136","relation":{},"subject":[],"published":{"date-parts":[[2009,2,22]]},"assertion":[{"value":"2009-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}