{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T05:53:18Z","timestamp":1775454798347,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,2,22]],"date-time":"2009-02-22T00:00:00Z","timestamp":1235260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,2,22]]},"DOI":"10.1145\/1508128.1508150","type":"proceedings-article","created":{"date-parts":[[2009,2,25]],"date-time":"2009-02-25T14:46:05Z","timestamp":1235573165000},"page":"133-142","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":137,"title":["VPR 5.0"],"prefix":"10.1145","author":[{"given":"Jason","family":"Luu","sequence":"first","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ian","family":"Kuon","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Jamieson","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ted","family":"Campbell","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andy","family":"Ye","sequence":"additional","affiliation":[{"name":"Ryerson University, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei Mark","family":"Fang","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonathan","family":"Rose","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors 2007 Edition December 2007. http:\/\/www.itrs.net\/reports.html.  International Technology Roadmap for Semiconductors 2007 Edition December 2007. http:\/\/www.itrs.net\/reports.html."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"e_1_3_2_1_3_1","volume-title":"Sept","author":"Altera Corporation","year":"2007","unstructured":"Altera Corporation . Cyclone III device handbook , Sept 2007 . ver. CIII 5V1-1.2 http:\/\/www.altera.com\/literature\/hb\/cyc3\/cyclone3_handbook.pdf. Altera Corporation. Cyclone III device handbook, Sept 2007. ver. CIII5V1-1.2 http:\/\/www.altera.com\/literature\/hb\/cyc3\/cyclone3_handbook.pdf."},{"key":"e_1_3_2_1_4_1","volume-title":"July","author":"Altera Corporation","year":"2008","unstructured":"Altera Corporation . Stratix IV device handbook version SIV5V1-1.1 , July 2008 . http:\/\/www.altera.com\/literature\/hb\/stratix--iv\/stratix4_handbook.pdf. Altera Corporation. Stratix IV device handbook version SIV5V1-1.1, July 2008. http:\/\/www.altera.com\/literature\/hb\/stratix--iv\/stratix4_handbook.pdf."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117204"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/647924.738755"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/553523"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277221"},{"key":"e_1_3_2_1_10_1","first-page":"7.4.1","volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference","author":"He J.","year":"1993","unstructured":"J. He and J. Rose . Advantages of heterogeneous logic block architectures for FPGAs . In Proceedings of the IEEE Custom Integrated Circuits Conference , pages 7.4.1 -- 7.4.5 , May 1993 . J. He and J. Rose. Advantages of heterogeneous logic block architectures for FPGAs. In Proceedings of the IEEE Custom Integrated Circuits Conference, pages 7.4.1--7.4.5, May 1993."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515739"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2007.4439232"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344695"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391671"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360299"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611821"},{"key":"e_1_3_2_1_19_1","volume-title":"Cluster-based architecture, timing-driven packing and timing-driven placement for FPGAs. Master's thesis","author":"Marquardt A. R.","year":"1999","unstructured":"A. R. Marquardt . Cluster-based architecture, timing-driven packing and timing-driven placement for FPGAs. Master's thesis , University of Toronto , 1999 . A. R. Marquardt. Cluster-based architecture, timing-driven packing and timing-driven placement for FPGAs. Master's thesis, University of Toronto, 1999."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887925"},{"key":"e_1_3_2_1_22_1","volume-title":"Master's thesis","author":"Paladino D.","year":"2008","unstructured":"D. Paladino . Academic clustering and placement tools for modern field-programmable gate array architectures. Master's thesis , University of Toronto , 2008 . Available online at https:\/\/tspace.library.utoronto.ca\/handle\/1807\/11159. D. Paladino. Academic clustering and placement tools for modern field-programmable gate array architectures. Master's thesis, University of Toronto, 2008. Available online at https:\/\/tspace.library.utoronto.ca\/handle\/1807\/11159."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1059876.1059881"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.859485"},{"key":"e_1_3_2_1_26_1","unstructured":"S. J. E. Wilton. Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memories. PhD thesis 1997. PhD Thesis.   S. J. E. Wilton. Architectures and Algorithms for Field-Programmable Gate Arrays with Embedded Memories. PhD thesis 1997. PhD Thesis."},{"key":"e_1_3_2_1_27_1","volume-title":"Sept","author":"World Wide Web Consortium","year":"2008","unstructured":"World Wide Web Consortium . Extensible markup language (xml) , Sept 2008 . http:\/\/www.w3.org\/XML\/. World Wide Web Consortium. Extensible markup language (xml), Sept 2008. http:\/\/www.w3.org\/XML\/."},{"key":"e_1_3_2_1_28_1","volume-title":"May","year":"2008","unstructured":"Xilinx. Spartan-3A FPGA family: Data sheet , May 2008 . Ver . 1.0 http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds529.pdf. Xilinx. Spartan-3A FPGA family: Data sheet, May 2008. Ver. 1.0 http:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds529.pdf."},{"key":"e_1_3_2_1_29_1","volume-title":"March","year":"2008","unstructured":"Xilinx. Virtex-5 user guide , March 2008 . UG 190 (v4.0) http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug190.pdf. Xilinx. Virtex-5 user guide, March 2008. UG190 (v4.0) http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug190.pdf."},{"key":"e_1_3_2_1_30_1","volume-title":"Aug","author":"Young S. P.","year":"1999","unstructured":"S. P. Young , T. J. Bauer , K. Chaudhary , and S. Krishnamurthy . FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines , Aug 1999 . US Patent 5,942,913. S. P. Young, T. J. Bauer, K. Chaudhary, and S. Krishnamurthy. FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines, Aug 1999. US Patent 5,942,913."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"}],"event":{"name":"FPGA '09: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey California USA","acronym":"FPGA '09","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508150","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1508128.1508150","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:38Z","timestamp":1750253378000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508150"}},"subtitle":["FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling"],"short-title":[],"issued":{"date-parts":[[2009,2,22]]},"references-count":30,"alternative-id":["10.1145\/1508128.1508150","10.1145\/1508128"],"URL":"https:\/\/doi.org\/10.1145\/1508128.1508150","relation":{},"subject":[],"published":{"date-parts":[[2009,2,22]]},"assertion":[{"value":"2009-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}