{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:34:31Z","timestamp":1750307671982,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,2,22]],"date-time":"2009-02-22T00:00:00Z","timestamp":1235260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,2,22]]},"DOI":"10.1145\/1508128.1508151","type":"proceedings-article","created":{"date-parts":[[2009,2,25]],"date-time":"2009-02-25T14:46:05Z","timestamp":1235573165000},"page":"143-150","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["FPGA technology mapping with encoded libraries andstaged priority cuts"],"prefix":"10.1145","author":[{"given":"Andrew","family":"Kennings","sequence":"first","affiliation":[{"name":"Actel Corporation, Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kristofer","family":"Vorwerk","sequence":"additional","affiliation":[{"name":"Actel Corporation, Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arun","family":"Kundu","sequence":"additional","affiliation":[{"name":"Actel Corporation, Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Val","family":"Pevzner","sequence":"additional","affiliation":[{"name":"Actel Corporation, Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andy","family":"Fox","sequence":"additional","affiliation":[{"name":"Actel Corporation, Mountain View, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065681"},{"key":"e_1_3_2_1_2_1","volume-title":"Actel","author":"Actel Corporation","year":"2005","unstructured":"Actel Corporation . Axcelerator family FPGAs datasheet v2.6 . Actel , 2005 . Actel Corporation. Axcelerator family FPGAs datasheet v2.6. Actel, 2005."},{"key":"e_1_3_2_1_3_1","volume-title":"Stratix II Device Handbook","author":"Altera Corporation","year":"2007","unstructured":"Altera Corporation . Stratix II Device Handbook , Volume 1 . Altera , 2007 . Altera Corporation. Stratix II Device Handbook, Volume 1. Altera, 2007."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1131481.1131780"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233531"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382677"},{"key":"e_1_3_2_1_7_1","volume-title":"Proc. FPGA","author":"Cho S.","year":"2007","unstructured":"S. Cho , S. Chatterjee , A. Mishchenko , and R. Brayton . Efficient FPGA mapping using priority cuts . In Proc. FPGA , 2007 . S. Cho, S. Chatterjee, A. Mishchenko, and R. Brayton. Efficient FPGA mapping using priority cuts. In Proc. FPGA, 2007."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/233539.233540"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216944"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296425"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.2000.874625"},{"key":"e_1_3_2_1_13_1","first-page":"188","volume-title":"Proc. ICCAD","author":"Hu Y.","year":"2007","unstructured":"Y. Hu , S. Das , S. Trimberger , and L. He . Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates . In Proc. ICCAD , pages 188 -- 193 , 2007 . Y. Hu, S. Das, S. Trimberger, and L. He. Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates. In Proc. ICCAD, pages 188--193, 2007."},{"key":"e_1_3_2_1_14_1","first-page":"350","volume-title":"Proc. ICCAD","author":"Hu Y.","year":"2007","unstructured":"Y. Hu , V. Shih , R. Majumdar , and L. He . Exploiting symmetry in SAT-based Boolean matching for heterogeneous FPGA technology mapping . In Proc. ICCAD , pages 350 -- 353 , 2007 . Y. Hu, V. Shih, R. Majumdar, and L. He. Exploiting symmetry in SAT-based Boolean matching for heterogeneous FPGA technology mapping. In Proc. ICCAD, pages 350--353, 2007."},{"key":"e_1_3_2_1_15_1","volume-title":"Proc. IWLS","author":"Hu Y.","year":"2007","unstructured":"Y. Hu , V. Shih , R. Majumdar , and L. He . Exploiting symmetry in SAT-based Boolean matching for heterogeneous FPGA technology mapping . In Proc. IWLS , 2007 . Y. Hu, V. Shih, R. Majumdar, and L. He. Exploiting symmetry in SAT-based Boolean matching for heterogeneous FPGA technology mapping. In Proc. IWLS, 2007."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_16"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344680"},{"issue":"8","key":"e_1_3_2_1_18_1","first-page":"2331","article-title":"Logic decomposition during technology mapping","volume":"16","author":"Lehman E.","year":"1997","unstructured":"E. Lehman , Y. Watanabe , J. Grodstein , and H. Harkness . Logic decomposition during technology mapping . TCAD , 16 ( 8 ): 2331 -- 2340 , August 1997 . E. Lehman, Y. Watanabe, J. Grodstein, and H. Harkness. Logic decomposition during technology mapping. TCAD, 16(8):2331--2340, August 1997.","journal-title":"TCAD"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065693"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882119"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.2004.1414959"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887925"},{"key":"e_1_3_2_1_24_1","volume-title":"UC Berkeley","author":"Mishchenko A.","year":"2005","unstructured":"A. Mishchenko , S. Chatterjee , R. Jiang , and R. K. Brayton . FRAIGs: A unifying representation for logic synthesis and verification. Technical report, ERL technical report , UC Berkeley , March 2005 . A. Mishchenko, S. Chatterjee, R. Jiang, and R. K. Brayton. FRAIGs: A unifying representation for logic synthesis and verification. Technical report, ERL technical report, UC Berkeley, March 2005."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/1326073.1326147"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147034"},{"key":"e_1_3_2_1_27_1","first-page":"319","volume-title":"Proc. ICCD","author":"Yi K.","year":"1999","unstructured":"K. Yi and S. Y. Ohm . A fast and exact cell matching method for mux-based FPGA technology mapping . In Proc. ICCD , pages 319 -- 320 , 1999 . K. Yi and S. Y. Ohm. A fast and exact cell matching method for mux-based FPGA technology mapping. In Proc. ICCD, pages 319--320, 1999."}],"event":{"name":"FPGA '09: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '09"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508151","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1508128.1508151","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:38Z","timestamp":1750253378000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508151"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2,22]]},"references-count":27,"alternative-id":["10.1145\/1508128.1508151","10.1145\/1508128"],"URL":"https:\/\/doi.org\/10.1145\/1508128.1508151","relation":{},"subject":[],"published":{"date-parts":[[2009,2,22]]},"assertion":[{"value":"2009-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}