{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:34:32Z","timestamp":1750307672031,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,2,22]],"date-time":"2009-02-22T00:00:00Z","timestamp":1235260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,2,22]]},"DOI":"10.1145\/1508128.1508154","type":"proceedings-article","created":{"date-parts":[[2009,2,25]],"date-time":"2009-02-25T14:46:05Z","timestamp":1235573165000},"page":"161-170","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["FPCNA"],"prefix":"10.1145","author":[{"given":"Chen","family":"Dong","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]},{"given":"Scott","family":"Chilstedt","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"e_1_3_2_1_2_1","volume-title":"February","author":"Betz V.","year":"1999","unstructured":"V. Betz , J. Rose and A. Marquardt , \" Architecture and CAD for Deep-Submicron FPGAs,\" Kluwer Academic Publishers , February 1999 . V. Betz, J. Rose and A. Marquardt, \"Architecture and CAD for Deep-Submicron FPGAs,\" Kluwer Academic Publishers, February 1999."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382677"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1084748.1084750"},{"key":"e_1_3_2_1_5_1","volume-title":"Carbon Nanotube Transistor Circuits: Circuit-Level Performance Benchmarking and Design Options for Living with Imperfections,\" International Solid-State Circuits Conference","author":"Deng J.","year":"2007","unstructured":"J. Deng , , \" Carbon Nanotube Transistor Circuits: Circuit-Level Performance Benchmarking and Design Options for Living with Imperfections,\" International Solid-State Circuits Conference , 2007 . J. Deng, et al., \"Carbon Nanotube Transistor Circuits: Circuit-Level Performance Benchmarking and Design Options for Living with Imperfections,\" International Solid-State Circuits Conference, 2007."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907844"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065820"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379262"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/2\/017"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837244"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2007.77"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl035097c"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl0518369"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1167943.1167944"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2002.1005429"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147094"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.835135"},{"key":"e_1_3_2_1_18_1","volume-title":"A System for Sequential Circuit Synthesis,\" Dept. of Electrical Engineering and Computer Science","author":"E. M.","year":"1992","unstructured":"E. M. Sentovich et. al. \"SIS : A System for Sequential Circuit Synthesis,\" Dept. of Electrical Engineering and Computer Science , University of California , Berkeley, CA 94720, 1992 . E. M. Sentovich et. al. \"SIS: A System for Sequential Circuit Synthesis,\" Dept. of Electrical Engineering and Computer Science, University of California, Berkeley, CA 94720, 1992."},{"key":"e_1_3_2_1_19_1","volume-title":"Nano\/CMOS architecture using a field-programmable nanowire interconnect,\" Nanotechnology","author":"Snider G.","year":"2007","unstructured":"G. Snider and S. Williams , \" Nano\/CMOS architecture using a field-programmable nanowire interconnect,\" Nanotechnology , vol. 18 , 2007 . G. Snider and S. Williams, \"Nano\/CMOS architecture using a field-programmable nanowire interconnect,\" Nanotechnology, vol. 18, 2007."},{"key":"e_1_3_2_1_20_1","volume-title":"CMOS-like logic in defective nanoscale crossbars,\" Nanotechnology","author":"Snider G.","year":"2004","unstructured":"G. Snider , P. Kuekes , and R. S. Williams , \" CMOS-like logic in defective nanoscale crossbars,\" Nanotechnology , vol. 15 , 2004 . G. Snider, P. Kuekes, and R. S. Williams, \"CMOS-like logic in defective nanoscale crossbars,\" Nanotechnology, vol. 15, 2004."},{"key":"e_1_3_2_1_21_1","first-page":"383","article-title":"Performance Analysis of Carbon Nanotube Interconnects for VLSI Applications","author":"Srivastava N.","year":"2005","unstructured":"N. Srivastava and K. Banerjee , \" Performance Analysis of Carbon Nanotube Interconnects for VLSI Applications ,\" ICCAD , pp. 383 -- 390 , 2005 . N. Srivastava and K. Banerjee, \"Performance Analysis of Carbon Nanotube Interconnects for VLSI Applications,\" ICCAD, pp. 383--390, 2005.","journal-title":"ICCAD"},{"issue":"888","key":"e_1_3_2_1_22_1","first-page":"900","article-title":"CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices","volume":"16","author":"Strukov D. B.","year":"2005","unstructured":"D. B. Strukov and K. K. Likharev , \" CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices ,\" Nanotechnology , vol. 16 , no. 888 -- 900 , 2005 . D. B. Strukov and K. K. Likharev, \"CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices,\" Nanotechnology, vol. 16, no. 888--900, 2005.","journal-title":"Nanotechnology"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1396632"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147091"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216930"},{"key":"e_1_3_2_1_26_1","unstructured":"NRAMTM Nantero http:\/\/www.nantero.com\/tech.html.  NRAMTM Nantero http:\/\/www.nantero.com\/tech.html."},{"key":"e_1_3_2_1_27_1","first-page":"34","volume-title":"vol., no","author":"Ward J.W.","year":"2004","unstructured":"J.W. Ward , M. Meinhold , B.M. Segal , J. Berg , R. Sen , R. Sivarajan , D.K. Brock , T. Rueckes , \" A nonvolatile nanoelectromechanical memory element utilizing a fabric of carbon nanotubes,\" Non-Volatile Memory Technology Symposium, 2004 , vol., no ., pp. 34 -- 38 , 15-17 Nov. 2004 J.W. Ward, M. Meinhold, B.M. Segal, J. Berg, R. Sen, R. Sivarajan, D.K. Brock, T. Rueckes, \"A nonvolatile nanoelectromechanical memory element utilizing a fabric of carbon nanotubes,\" Non-Volatile Memory Technology Symposium, 2004, vol., no., pp. 34--38, 15-17 Nov. 2004"},{"key":"e_1_3_2_1_28_1","volume-title":"VLSI Technology","author":"Patil N.","year":"2008","unstructured":"N. Patil , A. Lin , E. Myers , H.S.-P. Wong and S. Mitra , \" Integrated Wafer-scale Growth and Transfer of Directional Carbon Nanotubes and Misaligned-Carbon-Nanotube-Immune Logic Structures,\" 2008 Symp . VLSI Technology , 2008 . N. Patil, A. Lin, E. Myers, H.S.-P. Wong and S. Mitra, \"Integrated Wafer-scale Growth and Transfer of Directional Carbon Nanotubes and Misaligned-Carbon-Nanotube-Immune Logic Structures,\" 2008 Symp. VLSI Technology, 2008."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283785"},{"key":"e_1_3_2_1_30_1","unstructured":"Carbon Nanotubes http:\/\/phycomp.technion.ac.il\/~talimu\/structure.html  Carbon Nanotubes http:\/\/phycomp.technion.ac.il\/~talimu\/structure.html"},{"key":"e_1_3_2_1_31_1","volume-title":"978-0-7803-6001-3","author":"Boning D.","year":"2000","unstructured":"D. Boning , S. Nassif , \"Models of Process Variations in Device and Interconnect,\" Design of High-Perfromance Microprocessor Circuits, Wiley- IEEE Press , ISBN : 978-0-7803-6001-3 , 2000 . D. Boning, S. Nassif, \"Models of Process Variations in Device and Interconnect,\" Design of High-Perfromance Microprocessor Circuits, Wiley-IEEE Press, ISBN: 978-0-7803-6001-3, 2000."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.41"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379043"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996663"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl071596s"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/19\/29\/295202"},{"key":"e_1_3_2_1_37_1","first-page":"1","volume-title":"FPL '06. International Conference on., vol., no.","author":"Lin Y.","year":"2006","unstructured":"Y. Lin , M. Hutton , L. He , \"Placement and Timing for FPGAs Considering Variations,\" Field Programmable Logic and Applications , 2006 . FPL '06. International Conference on., vol., no. , pp. 1 -- 7 , 28-30 Aug. 2006 Y. Lin, M. Hutton, L. He, \"Placement and Timing for FPGAs Considering Variations,\" Field Programmable Logic and Applications, 2006. FPL '06. International Conference on., vol., no., pp.1--7, 28-30 Aug. 2006"},{"key":"e_1_3_2_1_38_1","unstructured":"International Technology Roadmap for Semiconductors http:\/\/www.itrs.net\/.  International Technology Roadmap for Semiconductors http:\/\/www.itrs.net\/."}],"event":{"name":"FPGA '09: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '09"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508154","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1508128.1508154","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:38Z","timestamp":1750253378000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508154"}},"subtitle":["a field programmable carbon nanotube array"],"short-title":[],"issued":{"date-parts":[[2009,2,22]]},"references-count":38,"alternative-id":["10.1145\/1508128.1508154","10.1145\/1508128"],"URL":"https:\/\/doi.org\/10.1145\/1508128.1508154","relation":{},"subject":[],"published":{"date-parts":[[2009,2,22]]},"assertion":[{"value":"2009-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}