{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:34:32Z","timestamp":1750307672517,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,2,22]],"date-time":"2009-02-22T00:00:00Z","timestamp":1235260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,2,22]]},"DOI":"10.1145\/1508128.1508160","type":"proceedings-article","created":{"date-parts":[[2009,2,25]],"date-time":"2009-02-25T14:46:05Z","timestamp":1235573165000},"page":"209-218","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["Intel\u00ae atom\u2122 processor core made FPGA-synthesizable"],"prefix":"10.1145","author":[{"given":"Perry H.","family":"Wang","sequence":"first","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jamison D.","family":"Collins","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christopher T.","family":"Weaver","sequence":"additional","affiliation":[{"name":"Intel, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Blliappa","family":"Kuttanna","sequence":"additional","affiliation":[{"name":"Intel, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shahram","family":"Salamian","sequence":"additional","affiliation":[{"name":"Intel, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gautham N.","family":"Chinya","sequence":"additional","affiliation":[{"name":"Intel, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ethan","family":"Schuchman","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oliver","family":"Schilling","sequence":"additional","affiliation":[{"name":"Intel, Braunschweig, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thorsten","family":"Doil","sequence":"additional","affiliation":[{"name":"Intel, Braunschweig, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sebastian","family":"Steibl","sequence":"additional","affiliation":[{"name":"Intel, Braunschweig, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Xcell Journal","author":"Alfke P.","year":"2007","unstructured":"P. Alfke . Memories are Made of This. Special Edition on Xilinx Virtex-5 . Xcell Journal , 2007 . P. Alfke. Memories are Made of This. Special Edition on Xilinx Virtex-5. Xcell Journal, 2007."},{"key":"e_1_3_2_1_2_1","volume-title":"Identification of Critical Paths in Circuits with Level-Sensitive Latches. In ACM\/IEEE International Conference on Computer Aided Design","author":"Burks T. M.","year":"1992","unstructured":"T. M. Burks , K. A. Sakallah , and T. N. Mudge . Identification of Critical Paths in Circuits with Level-Sensitive Latches. In ACM\/IEEE International Conference on Computer Aided Design , November 1992 . T. M. Burks, K. A. Sakallah, and T. N. Mudge. Identification of Critical Paths in Circuits with Level-Sensitive Latches. In ACM\/IEEE International Conference on Computer Aided Design, November 1992."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382622"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/647883.738407"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.924027"},{"key":"e_1_3_2_1_7_1","volume-title":"Microprocessor Report","author":"Halfhill T. R.","year":"2008","unstructured":"T. R. Halfhill . Intel's Tiny Atom : New Low-power Microarchitecture Rejuvenates the Embedded x86 . Microprocessor Report , April 2008 . T. R. Halfhill. Intel's Tiny Atom: New Low-power Microarchitecture Rejuvenates the Embedded x86. Microprocessor Report, April 2008."},{"key":"e_1_3_2_1_8_1","unstructured":"PowerPC Embedded Cores. IBM Corp Hopewell Junction NY 2000.  PowerPC Embedded Cores. IBM Corp Hopewell Junction NY 2000."},{"key":"e_1_3_2_1_9_1","volume-title":"Intel Corp","author":"Family Developer's Manual Pentium Processor","year":"1995","unstructured":"Pentium Processor Family Developer's Manual , Volume 1 : Pentium Processors . Intel Corp , 1995 . Pentium Processor Family Developer's Manual, Volume 1: Pentium Processors. Intel Corp, 1995."},{"key":"e_1_3_2_1_10_1","unstructured":"Intel64 and IA-32 Architectures Software Developer's Manual. Intel Corporation November 2008.  Intel64 and IA-32 Architectures Software Developer's Manual. Intel Corporation November 2008."},{"key":"e_1_3_2_1_11_1","unstructured":"Intel Atom Processor. www.intel.com\/technology\/atom.  Intel Atom Processor. www.intel.com\/technology\/atom."},{"key":"e_1_3_2_1_12_1","unstructured":"Intel Demonstrates World's First Working Moorestown Platform. www.intel.com\/pressroom\/archive\/releases\/20081019comp.htm.  Intel Demonstrates World's First Working Moorestown Platform. www.intel.com\/pressroom\/archive\/releases\/20081019comp.htm."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.1997.612174"},{"key":"e_1_3_2_1_14_1","volume-title":"ACM\/IEEE International Conference on Computer Aided Design","author":"Lee J.","year":"1994","unstructured":"J. Lee , D. T. Tang , and C. K. Wong . A Timing Analysis Algorithm for Circuits with Level-Sensitive Latches . In ACM\/IEEE International Conference on Computer Aided Design , November 1994 . J. Lee, D. T. Tang, and C. K. Wong. A Timing Analysis Algorithm for Circuits with Level-Sensitive Latches. In ACM\/IEEE International Conference on Computer Aided Design, November 1994."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216927"},{"key":"e_1_3_2_1_16_1","unstructured":"Mentor Precision RTL. www.mentor.com\/products\/fpga pld\/synthesis\/precision_rtl.  Mentor Precision RTL. www.mentor.com\/products\/fpga pld\/synthesis\/precision_rtl."},{"key":"e_1_3_2_1_17_1","unstructured":"Mentor Veloce. www.mentor.com\/products\/fv\/emulation\/veloce\/.  Mentor Veloce. www.mentor.com\/products\/fv\/emulation\/veloce\/."},{"key":"e_1_3_2_1_18_1","unstructured":"OpenCores. OpenRISC 1000 Architecture Manual.  OpenCores. OpenRISC 1000 Architecture Manual."},{"key":"e_1_3_2_1_19_1","volume-title":"SystemVerilog For Design: A Guide to Using SystemVerilog for Hardware Design and Modeling","author":"Sutherland S.","year":"2003","unstructured":"S. Sutherland , S. Davidmann , and P. Flake . SystemVerilog For Design: A Guide to Using SystemVerilog for Hardware Design and Modeling . Springer , June 2003 . S. Sutherland, S. Davidmann, and P. Flake. SystemVerilog For Design: A Guide to Using SystemVerilog for Hardware Design and Modeling. Springer, June 2003."},{"key":"e_1_3_2_1_20_1","unstructured":"Synopsys. DC-FPGA. www.synopsys.com\/products\/dcfpga.  Synopsys. DC-FPGA. www.synopsys.com\/products\/dcfpga."},{"key":"e_1_3_2_1_21_1","unstructured":"Synplicity FPGA Synthesis Reference Manual. Synplicity December 2005.  Synplicity FPGA Synthesis Reference Manual. Synplicity December 2005."},{"key":"e_1_3_2_1_22_1","unstructured":"Xilinx. XST. www.xilinx.com\/products\/design_tools\/logic_design\/synthesis\/xst.htm.  Xilinx. XST. www.xilinx.com\/products\/design_tools\/logic_design\/synthesis\/xst.htm."},{"key":"e_1_3_2_1_23_1","volume-title":"June","author":"Reference Guide Microblaze Processor","year":"2006","unstructured":"Microblaze Processor Reference Guide , v6.0. Xilinx , June 2006 . Microblaze Processor Reference Guide, v6.0. Xilinx, June 2006."},{"key":"e_1_3_2_1_24_1","volume-title":"August","author":"Guide User","year":"2007","unstructured":"Virtex-4 User Guide , v2.3. Xilinx , August 2007 . Virtex-4 User Guide, v2.3. Xilinx, August 2007."},{"key":"e_1_3_2_1_25_1","volume-title":"February","author":"User Guide FPGA","year":"2008","unstructured":"Virtex-5 FPGA User Guide , v3.3. Xilinx , February 2008 . Virtex-5 FPGA User Guide, v3.3. Xilinx, February 2008."}],"event":{"name":"FPGA '09: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '09"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508160","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1508128.1508160","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:38Z","timestamp":1750253378000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508160"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2,22]]},"references-count":25,"alternative-id":["10.1145\/1508128.1508160","10.1145\/1508128"],"URL":"https:\/\/doi.org\/10.1145\/1508128.1508160","relation":{},"subject":[],"published":{"date-parts":[[2009,2,22]]},"assertion":[{"value":"2009-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}