{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:34:32Z","timestamp":1750307672484,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,2,22]],"date-time":"2009-02-22T00:00:00Z","timestamp":1235260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,2,22]]},"DOI":"10.1145\/1508128.1508174","type":"proceedings-article","created":{"date-parts":[[2009,2,25]],"date-time":"2009-02-25T14:46:05Z","timestamp":1235573165000},"page":"265-268","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["HW\/SW methodologies for synchronization in FPGA multiprocessors"],"prefix":"10.1145","author":[{"given":"Antonino","family":"Tumeo","sequence":"first","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Pilato","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gianluca","family":"Palermo","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabrizio","family":"Ferrandi","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/103727.103729"},{"key":"e_1_3_2_1_2_1","volume-title":"Nios II Core Implementation Details, v8.0.0 edition","author":"Altera Corporation","year":"2008","unstructured":"Altera Corporation , 101 Innovation Drive , San Jose , California 95134, USA. Nios II Core Implementation Details, v8.0.0 edition , 2008 . http:\/\/www.altera.com. Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA. Nios II Core Implementation Details, v8.0.0 edition, 2008. http:\/\/www.altera.com."},{"key":"e_1_3_2_1_3_1","unstructured":"ARM Cortex-M1 processor. Available at http:\/\/www.arm.com\/products\/CPUs\/ARM_Cortex-M1.html.  ARM Cortex-M1 processor. Available at http:\/\/www.arm.com\/products\/CPUs\/ARM_Cortex-M1.html."},{"key":"e_1_3_2_1_4_1","unstructured":"MicroBlaze Processor Reference Guide. Xilinx Corporation.  MicroBlaze Processor Reference Guide. Xilinx Corporation."},{"key":"e_1_3_2_1_5_1","unstructured":"Research Accelerator for Multiple Processors (RAMP) http:\/\/ramp.eecs.berkeley.edu\/.  Research Accelerator for Multiple Processors (RAMP) http:\/\/ramp.eecs.berkeley.edu\/."},{"key":"e_1_3_2_1_6_1","unstructured":"Xilinx embedded developer kit (EDK). Xilinx Corporation.  Xilinx embedded developer kit (EDK). Xilinx Corporation."},{"key":"e_1_3_2_1_7_1","unstructured":"Designing Multiprocessor Systems in Platform Studio WP262 (v2.0) November 21 2007 Xilinx Corporation.  Designing Multiprocessor Systems in Platform Studio WP262 (v2.0) November 21 2007 Xilinx Corporation."},{"key":"e_1_3_2_1_8_1","volume-title":"DS631 february, 20","author":"XPS","year":"2008","unstructured":"XPS Mutex (v1.00a). DS631 february, 20 , 2008 , Xilinx Corporation . XPS Mutex (v1.00a). DS631 february, 20, 2008, Xilinx Corporation."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228841"}],"event":{"name":"FPGA '09: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '09"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508174","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1508128.1508174","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:38Z","timestamp":1750253378000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508174"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2,22]]},"references-count":9,"alternative-id":["10.1145\/1508128.1508174","10.1145\/1508128"],"URL":"https:\/\/doi.org\/10.1145\/1508128.1508174","relation":{},"subject":[],"published":{"date-parts":[[2009,2,22]]},"assertion":[{"value":"2009-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}