{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:45Z","timestamp":1750307625479,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,2,22]],"date-time":"2009-02-22T00:00:00Z","timestamp":1235260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,2,22]]},"DOI":"10.1145\/1508128.1508180","type":"proceedings-article","created":{"date-parts":[[2009,2,25]],"date-time":"2009-02-25T14:46:05Z","timestamp":1235573165000},"page":"278-278","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Small scale multiprocessor soft IP (SSM IP)"],"prefix":"10.1145","author":[{"given":"Xinyu","family":"Li","sequence":"first","affiliation":[{"name":"ENSTA, PARIS, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omar","family":"Hammami","sequence":"additional","affiliation":[{"name":"ENSTA, PARIS, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"ITRS http:\/\/www.itrs.net\/  ITRS http:\/\/www.itrs.net\/"},{"key":"e_1_3_2_1_2_1","volume-title":"Morgan Kaufman Pub","author":"Jerraya W.","year":"2004","unstructured":"A.A. Jerraya and W. Wolf , \"Multiprocessor Systems-on-Chips\" , Morgan Kaufman Pub ., 2004 . A.A.Jerraya and W.Wolf, \"Multiprocessor Systems-on-Chips\", Morgan Kaufman Pub., 2004."},{"key":"e_1_3_2_1_3_1","first-page":"8","volume-title":"beating the simulation wall through multiobjective design space exploration with direct execution PDPS","author":"Mouhoub R.B.","year":"2006","unstructured":"Mouhoub , R.B. ; Hammami , O. ; Multiprocessor on chip : beating the simulation wall through multiobjective design space exploration with direct execution PDPS 2006 , 25-29 April 2006 Page(s): 8 pp. Mouhoub, R.B.; Hammami, O.;Multiprocessor on chip: beating the simulation wall through multiobjective design space exploration with direct execution PDPS 2006, 25-29 April 2006 Page(s):8 pp."},{"key":"e_1_3_2_1_4_1","unstructured":"S.Hauck and A.DeHon \"Reconfigurable Computing The Theory and Practice of FPGA-Based Computation\" Morgan Kaufmann 2007.   S.Hauck and A.DeHon \"Reconfigurable Computing The Theory and Practice of FPGA-Based Computation\" Morgan Kaufmann 2007."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/IES.2006.357469"},{"key":"e_1_3_2_1_6_1","unstructured":"CHIPit Platinum Edition -- ASIC Emulation and Rapid Prototyping System == v.2.0. 2004 ProDesign www.uchipit.com  CHIPit Platinum Edition -- ASIC Emulation and Rapid Prototyping System == v.2.0. 2004 ProDesign www.uchipit.com"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1155\/ES\/2006\/54074"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MELCON.2008.4618468"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.5"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.218"},{"volume-title":"2nd Workshop on Architectural Research Prototyping WARP-2007","author":"Chung E.","key":"e_1_3_2_1_11_1","unstructured":"E.S. Chung , E. Nurvitadhi , J.C. Hoe , B. Falsafi , K. Mai Virtualized Full-System Emulation of Multiprocessors using FPGAs , 2nd Workshop on Architectural Research Prototyping WARP-2007 E.S. Chung, E. Nurvitadhi, J.C. Hoe, B.Falsafi, K.Mai Virtualized Full-System Emulation of Multiprocessors using FPGAs, 2nd Workshop on Architectural Research Prototyping WARP-2007"},{"volume-title":"2nd Workshop on Architectural Research Prototyping, WARP-2006","author":"Asonvic RAMP","key":"e_1_3_2_1_12_1","unstructured":"K. Asonvic , RAMP : Research Accelerator for Multiprocessors , 2nd Workshop on Architectural Research Prototyping, WARP-2006 K. Asonvic, RAMP: Research Accelerator for Multiprocessors, 2nd Workshop on Architectural Research Prototyping, WARP-2006"},{"key":"e_1_3_2_1_13_1","unstructured":"Arteris S.A. http:\/\/www.arteris.com  Arteris S.A. http:\/\/www.arteris.com"},{"key":"e_1_3_2_1_14_1","volume-title":"Dec.","author":"No C","year":"2008","unstructured":"No C Solution 1.1 0 , NoC Compiler user's Guide, o918v2rs4 , Dec. 2008 , Arteris www.arteris.com NoC Solution 1.10, NoC Compiler user's Guide, o918v2rs4, Dec. 2008, Arteris www.arteris.com"},{"key":"e_1_3_2_1_15_1","unstructured":"Danube 1.10 -- Packet Transport Units Technical reference -- 04277v3rs6 -- March 2008 Arteris. www.arteris.com  Danube 1.10 -- Packet Transport Units Technical reference -- 04277v3rs6 -- March 2008 Arteris. www.arteris.com"},{"key":"e_1_3_2_1_16_1","unstructured":"Xilinx. Embedded system tools guide. Available on: http:\/\/www.xilinx.com\/ise\/embedded\/edk docs.htm.  Xilinx. Embedded system tools guide. Available on: http:\/\/www.xilinx.com\/ise\/embedded\/edk docs.htm."},{"key":"e_1_3_2_1_17_1","unstructured":"Xilinx. Xilinx fast simplex link ip. Available on: http:\/\/www.xilinx.com\/bvdocs\/ipcenter\/data sheet\/FSL V20.pdf.  Xilinx. Xilinx fast simplex link ip. Available on: http:\/\/www.xilinx.com\/bvdocs\/ipcenter\/data sheet\/FSL V20.pdf."},{"key":"e_1_3_2_1_18_1","unstructured":"Xilinx. Xilinx microblaze soft core processor. Available on: http:\/\/www.xilinx.com\/ise\/embedded\/mb ref guide.pdf.  Xilinx. Xilinx microblaze soft core processor. Available on: http:\/\/www.xilinx.com\/ise\/embedded\/mb ref guide.pdf."},{"key":"e_1_3_2_1_19_1","unstructured":"Alpha-Data. ADM-XRC-4 PCI mezzanine card. Available on: http:\/\/www.alpha-data.com\/.  Alpha-Data. ADM-XRC-4 PCI mezzanine card. Available on: http:\/\/www.alpha-data.com\/."},{"key":"e_1_3_2_1_20_1","unstructured":"EVE TEAM Zebu-UF Emulation platform. www.eve-team.com  EVE TEAM Zebu-UF Emulation platform. www.eve-team.com"}],"event":{"name":"FPGA '09: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Monterey California USA","acronym":"FPGA '09"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508180","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:45:53Z","timestamp":1750250753000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508180"}},"subtitle":["single FPGA chip area and performance evaluation"],"short-title":[],"issued":{"date-parts":[[2009,2,22]]},"references-count":20,"alternative-id":["10.1145\/1508128.1508180","10.1145\/1508128"],"URL":"https:\/\/doi.org\/10.1145\/1508128.1508180","relation":{},"subject":[],"published":{"date-parts":[[2009,2,22]]},"assertion":[{"value":"2009-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}