{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:33:45Z","timestamp":1750307625016,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,2,22]],"date-time":"2009-02-22T00:00:00Z","timestamp":1235260800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,2,22]]},"DOI":"10.1145\/1508128.1508191","type":"proceedings-article","created":{"date-parts":[[2009,2,25]],"date-time":"2009-02-25T14:46:05Z","timestamp":1235573165000},"page":"281-281","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["The input-aware dynamic adaptation of area and performance for reconfigurable accelerator"],"prefix":"10.1145","author":[{"given":"Like","family":"Yan","sequence":"first","affiliation":[{"name":"ZJU-Intel Technology Center, College of Computer Science, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gang","family":"Wang","sequence":"additional","affiliation":[{"name":"ZJU-Intel Technology Center, College of Computer Science, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tianzhou","family":"Chen","sequence":"additional","affiliation":[{"name":"ZJU-Intel Technology Center, College of Computer Science, Zhejiang University, Hangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,2,22]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1145\/1216919.1216940"},{"key":"e_1_3_2_1_2_1","volume-title":"http:\/\/www.intel.com\/technology\/platforms\/quickassist\/index.htm","author":"Intel\u00ae QuickAssist Technology","year":"2008","unstructured":"Intel\u00ae QuickAssist Technology Overview. http:\/\/www.intel.com\/technology\/platforms\/quickassist\/index.htm , 2008 -05-09 Intel\u00ae QuickAssist Technology Overview. http:\/\/www.intel.com\/technology\/platforms\/quickassist\/index.htm, 2008-05-09"},{"key":"e_1_3_2_1_3_1","volume-title":"Intel\u00ae QuickAssist Technology White Paper","author":"Intel Corp.","year":"2007","unstructured":"Intel Corp. Intel\u00ae QuickAssist Technology White Paper . 2007 . Intel Corp. Intel\u00ae QuickAssist Technology White Paper. 2007."},{"key":"e_1_3_2_1_4_1","volume-title":"Intel\u00ae QuickAssist Technology Accelerator Abstraction Layer (AAL) White Paper","author":"Intel Corp.","year":"2007","unstructured":"Intel Corp. Intel\u00ae QuickAssist Technology Accelerator Abstraction Layer (AAL) White Paper . 2007 . Intel Corp. Intel\u00ae QuickAssist Technology Accelerator Abstraction Layer (AAL) White Paper. 2007."},{"key":"e_1_3_2_1_5_1","volume-title":"LXT","author":"Xilinx Inc.","year":"2007","unstructured":"Xilinx Inc. , Virtex-5 Family Overview LX , LXT , and SXT Platforms , 2007 . Xilinx Inc., Virtex-5 Family Overview LX, LXT, and SXT Platforms, 2007."},{"unstructured":"Bzip2 homepage http:\/\/www.bzip.org\/.  Bzip2 homepage http:\/\/www.bzip.org\/.","key":"e_1_3_2_1_6_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/1084834.1084908"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/329166.329176"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/329166.329177"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.5555\/549928.795741"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.5555\/795659.795906"},{"key":"e_1_3_2_1_12_1","first-page":"192","volume-title":"IEEE Symposium on Field-Programmable Custom Computing Machines","author":"Rencher M.","year":"1997","unstructured":"Rencher , M. and Hutchings , B. L . Automated target recognition on SPLASH2 . IEEE Symposium on Field-Programmable Custom Computing Machines , 1997 , pp. 192 -- 200 . Rencher, M. and Hutchings, B. L. Automated target recognition on SPLASH2. IEEE Symposium on Field-Programmable Custom Computing Machines, 1997, pp. 192--200."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.5555\/795658.795877"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/329166.329190"},{"key":"e_1_3_2_1_15_1","first-page":"186","volume-title":"IEEE Symposium on Field-Programmable Custom Computing Machines","author":"Zhong P.","year":"1998","unstructured":"Zhong , P. , Martinosi , M. , Ashar , P. , and Malik , S . Accelerating Boolean satisfiability with configurable hardware . IEEE Symposium on Field-Programmable Custom Computing Machines , 1998 , pp. 186 -- 195 . Zhong, P., Martinosi, M., Ashar, P., and Malik, S. Accelerating Boolean satisfiability with configurable hardware. IEEE Symposium on Field-Programmable Custom Computing Machines, 1998, pp. 186--195."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.5555\/795659.795937"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/1216919.1216952"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1145\/1216919.1216953"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1145\/508352.508353"},{"volume-title":"IEEE Symposium on Field-Programmable Custom Computing Machines, 116--125","author":"Cronquist D. C.","unstructured":"Cronquist , D. C. , Franklin , P. , Berg , S. G. , and Ebeling , C . 1998. Specifying and compiling applications for RaPiD . IEEE Symposium on Field-Programmable Custom Computing Machines, 116--125 . Cronquist, D. C., Franklin, P., Berg, S. G., and Ebeling, C. 1998. Specifying and compiling applications for RaPiD. IEEE Symposium on Field-Programmable Custom Computing Machines, 116--125.","key":"e_1_3_2_1_20_1"},{"key":"e_1_3_2_1_21_1","first-page":"141","volume-title":"Proc. of the 36th Annual International Symposium on Microarchitecture","author":"Ciricescu R.","year":"2003","unstructured":"S. Ciricescu , R. Essick , B. Lucas , P. May , K. Moat , J. Norris , M. Schuette , and A. Saidi . The reconfigurable streaming vector processor (RSVP) . In Proc. of the 36th Annual International Symposium on Microarchitecture , pages 141 -- 150 , 2003 . S. Ciricescu, R. Essick, B. Lucas, P.May, K.Moat, J. Norris,M. Schuette, and A. Saidi. The reconfigurable streaming vector processor (RSVP). In Proc. of the 36th Annual International Symposium on Microarchitecture, pages 141--150, 2003."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1145\/1016720.1016726"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1145\/1176254.1176322"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_24_1","DOI":"10.1109\/ISCA.2008.33"},{"unstructured":"Seng Lin Sheey Sri Parameswarany and Newton Cheungz. Novel Architecture for Loop Acceleration: A Case Study.  Seng Lin Sheey Sri Parameswarany and Newton Cheungz. Novel Architecture for Loop Acceleration: A Case Study.","key":"e_1_3_2_1_25_1"}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"acronym":"FPGA '09","name":"FPGA '09: ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey California USA"},"container-title":["Proceedings of the ACM\/SIGDA international symposium on Field programmable gate arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508191","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:45:53Z","timestamp":1750250753000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508128.1508191"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2,22]]},"references-count":25,"alternative-id":["10.1145\/1508128.1508191","10.1145\/1508128"],"URL":"https:\/\/doi.org\/10.1145\/1508128.1508191","relation":{},"subject":[],"published":{"date-parts":[[2009,2,22]]},"assertion":[{"value":"2009-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}