{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:47:19Z","timestamp":1772725639918,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,3,7]],"date-time":"2009-03-07T00:00:00Z","timestamp":1236384000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,3,7]]},"DOI":"10.1145\/1508244.1508260","type":"proceedings-article","created":{"date-parts":[[2009,3,10]],"date-time":"2009-03-10T08:31:33Z","timestamp":1236673893000},"page":"133-144","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":54,"title":["Per-thread cycle accounting in SMT processors"],"prefix":"10.1145","author":[{"given":"Stijn","family":"Eyerman","sequence":"first","affiliation":[{"name":"ELIS Department, Ghent University, Ghent, Belgium"}]},{"given":"Lieven","family":"Eeckhout","sequence":"additional","affiliation":[{"name":"ELIS Department, Ghent University, Ghent, Belgium"}]}],"member":"320","published-online":{"date-parts":[[2009,3,7]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.8"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.108"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.17"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.37"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.25"},{"key":"e_1_3_2_1_6_1","first-page":"76","volume-title":"ISCA","author":"Chou Y.","year":"2004","unstructured":"Y. Chou , B. Fahs , and S. Abraham . Microarchitecture optimizations for exploiting memory-level parallelism . In ISCA , pages 76 -- 87 , June 2004 . Y. Chou, B. Fahs, and S. Abraham. Microarchitecture optimizations for exploiting memory-level parallelism. In ISCA, pages 76--87, June 2004."},{"key":"e_1_3_2_1_7_1","volume-title":"Dec.","author":"Robles E.","year":"2003","unstructured":"E. Cota= Robles . Priority Based Simultaneous Multi-Threading , Dec. 2003 . United States Patent No. 6,658,447 B2. E. Cota=Robles. Priority Based Simultaneous Multi-Threading, Dec. 2003. United States Patent No. 6,658,447 B2."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266828"},{"key":"e_1_3_2_1_9_1","volume-title":"Sept.","author":"Emer J.","year":"2001","unstructured":"J. Emer . EV8: The post-ultimate alpha. Keynote presentation at PACT , Sept. 2001 . J. Emer. EV8: The post-ultimate alpha. Keynote presentation at PACT, Sept. 2001."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346201"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168880"},{"key":"e_1_3_2_1_13_1","volume-title":"WIOSCA, in conjunction with ISCA","author":"Fedorova A.","year":"2006","unstructured":"A. Fedorova , M. Seltzer , and M. D. Smith . A non-work-conserving operating system scheduler for SMT processors . In WIOSCA, in conjunction with ISCA , June 2006 . A. Fedorova, M. Seltzer, and M. D. Smith. A non-work-conserving operating system scheduler for SMT processors. In WIOSCA, in conjunction with ISCA, June 2006."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1022969.1022971"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1275937.1275939"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/827272.829142"},{"key":"e_1_3_2_1_17_1","first-page":"338","volume-title":"ISCA","author":"Karkhanis T. S.","year":"2004","unstructured":"T. S. Karkhanis and J. E. Smith . A first-order superscalar processor model . In ISCA , pages 338 -- 349 , June 2004 . T. S. Karkhanis and J. E. Smith. A first-order superscalar processor model. In ISCA, pages 338--349, June 2004."},{"key":"e_1_3_2_1_18_1","first-page":"164","volume-title":"ISPASS","author":"Luo K.","year":"2001","unstructured":"K. Luo , J. Gummaraju , and M. Franklin . Balancing throughput and fairness in SMT processors . In ISPASS , pages 164 -- 171 , Nov. 2001 . K. Luo, J. Gummaraju, and M. Franklin. Balancing throughput and fairness in SMT processors. In ISPASS, pages 164--171, Nov. 2001."},{"key":"e_1_3_2_1_19_1","first-page":"247","volume-title":"Performance Evaluation and Benchmarking","author":"Mericas A.","year":"2006","unstructured":"A. Mericas . Performance monitoring on the POWER5 microprocessor . In L. K. John and L. Eeckhout, editors, Performance Evaluation and Benchmarking , pages 247 -- 266 . CRC Press , 2006 . A. Mericas. Performance monitoring on the POWER5 microprocessor. In L. K. John and L. Eeckhout, editors, Performance Evaluation and Benchmarking, pages 247--266. CRC Press, 2006."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/942806.943858"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511343"},{"key":"e_1_3_2_1_25_1","volume-title":"Operating Systems: Internals and Design Principles","author":"Stallings W.","year":"2005","unstructured":"W. Stallings . Operating Systems: Internals and Design Principles . Prentice Hall , fifth edition, 2005 . W. Stallings. Operating Systems: Internals and Design Principles. Prentice Hall, fifth edition, 2005."},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the 22nd Annual Computer Measurement Group Conference","author":"Tullsen D.","year":"1996","unstructured":"D. Tullsen . Simulation and modeling of a simultaneous multithreading processor . In Proceedings of the 22nd Annual Computer Measurement Group Conference , Dec. 1996 . D. Tullsen. Simulation and modeling of a simultaneous multithreading processor. In Proceedings of the 22nd Annual Computer Measurement Group Conference, Dec. 1996."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/563998.564038"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224449"}],"event":{"name":"ASPLOS09: Architectural Support for Programming Languages and Operating Systems","location":"Washington DC USA","acronym":"ASPLOS09","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","ACM Association for Computing Machinery","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 14th international conference on Architectural support for programming languages and operating systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508244.1508260","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1508244.1508260","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T08:45:53Z","timestamp":1750236353000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1508244.1508260"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3,7]]},"references-count":29,"alternative-id":["10.1145\/1508244.1508260","10.1145\/1508244"],"URL":"https:\/\/doi.org\/10.1145\/1508244.1508260","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1508284.1508260","asserted-by":"object"},{"id-type":"doi","id":"10.1145\/2528521.1508260","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2009,3,7]]},"assertion":[{"value":"2009-03-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}