{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:11:52Z","timestamp":1763467912810,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,10,26]],"date-time":"2008-10-26T00:00:00Z","timestamp":1224979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCR-0237570CNS-0410203CCF-0429653"],"award-info":[{"award-number":["CCR-0237570CNS-0410203CCF-0429653"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000144","name":"Division of Computer and Network Systems","doi-asserted-by":"publisher","award":["CCR-0237570CNS-0410203CCF-0429653"],"award-info":[{"award-number":["CCR-0237570CNS-0410203CCF-0429653"]}],"id":[{"id":"10.13039\/100000144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCR-0237570CNS-0410203CCF-0429653"],"award-info":[{"award-number":["CCR-0237570CNS-0410203CCF-0429653"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,10,26]]},"DOI":"10.1145\/1509084.1509085","type":"proceedings-article","created":{"date-parts":[[2009,2,25]],"date-time":"2009-02-25T14:46:05Z","timestamp":1235573165000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["PFetch"],"prefix":"10.1145","author":[{"given":"Jaydeep","family":"Marathe","sequence":"first","affiliation":[{"name":"North Carolina State University, Raleigh, NC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Mueller","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, NC"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,10,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178446"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1274971.1275000"},{"key":"e_1_3_2_1_4_1","volume-title":"Controllable and scalable simulation for animation","author":"Chenney S.","year":"2000","unstructured":"S. Chenney . Controllable and scalable simulation for animation , 2000 . S. Chenney. Controllable and scalable simulation for animation, 2000."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/512529.512554"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774869"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605427"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264156"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.32"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781161"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264207"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_3_2_1_14_1","first-page":"27","volume-title":"CGO '04: Proceedings of the international symposium on Code generation and optimization","author":"Kim D.","year":"2004","unstructured":"D. Kim , S. S. wei Liao , P. H. Wang , J. del Cuvillo , X. Tian , X. Zou , H. Wang , D. Yeung , M. Girkar , and J. P. Shen . Physical experimentation with prefetching helper threads on intel's hyper-threaded processors . In CGO '04: Proceedings of the international symposium on Code generation and optimization , page 27 , Washington, DC, USA , 2004 . IEEE Computer Society. D. Kim, S. S. wei Liao, P. H. Wang, J. del Cuvillo, X. Tian, X. Zou, H. Wang, D. Yeung, M. Girkar, and J. P. Shen. Physical experimentation with prefetching helper threads on intel's hyper-threaded processors. In CGO '04: Proceedings of the international symposium on Code generation and optimization, page 27, Washington, DC, USA, 2004. IEEE Computer Society."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/225160.225197"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.18"},{"key":"e_1_3_2_1_17_1","first-page":"15","volume-title":"CGO '04: Proceedings of the international symposium on Code generation and optimization","author":"Luk C.-K.","year":"2004","unstructured":"C.-K. Luk , R. Muth , H. Patil , R. Cohn , and G. Lowney . Ispike: A post-link optimizer for the intel\u00aeitanium\u00aearchitecture . In CGO '04: Proceedings of the international symposium on Code generation and optimization , page 15 , Washington, DC, USA , 2004 . IEEE Computer Society. C.-K. Luk, R. Muth, H. Patil, R. Cohn, and G. Lowney. Ispike: A post-link optimizer for the intel\u00aeitanium\u00aearchitecture. In CGO '04: Proceedings of the international symposium on Code generation and optimization, page 15, Washington, DC, USA, 2004. IEEE Computer Society."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/143371.143488"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192014"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291034"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300989"},{"key":"e_1_3_2_1_23_1","first-page":"197","volume-title":"HPCA","author":"Sair S.","unstructured":"S. Sair , T. Sherwood , and B. Calder . Quantifying load stream behavior . In HPCA , pages 197 --, 2002. S. Sair, T. Sherwood, and B. Calder. Quantifying load stream behavior. In HPCA, pages 197--, 2002."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/147877.148093"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/512529.512555"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224423"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.117"}],"event":{"name":"MEDEA '08: The 2008 workshop on MEmory performance: DEaling with Applications, systems and architectures","acronym":"MEDEA '08","location":"Toronto Canada"},"container-title":["Proceedings of the 9th workshop on MEmory performance: DEaling with Applications, systems and architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1509084.1509085","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1509084.1509085","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:46Z","timestamp":1750253386000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1509084.1509085"}},"subtitle":["software prefetching exploiting temporal predictability of memory access streams"],"short-title":[],"issued":{"date-parts":[[2008,10,26]]},"references-count":26,"alternative-id":["10.1145\/1509084.1509085","10.1145\/1509084"],"URL":"https:\/\/doi.org\/10.1145\/1509084.1509085","relation":{},"subject":[],"published":{"date-parts":[[2008,10,26]]},"assertion":[{"value":"2008-10-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}