{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:34:41Z","timestamp":1750307681894,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2008,10,26]],"date-time":"2008-10-26T00:00:00Z","timestamp":1224979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100004965","name":"Sixth Framework Programme","doi-asserted-by":"publisher","award":["IST-004408","27648 (FP6)"],"award-info":[{"award-number":["IST-004408","27648 (FP6)"]}],"id":[{"id":"10.13039\/501100004965","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003176","name":"Ministerio de Educaci\u00f3n, Cultura y Deporte","doi-asserted-by":"publisher","award":["TIN2007-60625"],"award-info":[{"award-number":["TIN2007-60625"]}],"id":[{"id":"10.13039\/501100003176","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2008,10,26]]},"DOI":"10.1145\/1509084.1509095","type":"proceedings-article","created":{"date-parts":[[2009,2,25]],"date-time":"2009-02-25T14:46:05Z","timestamp":1235573165000},"page":"77-84","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Evaluation of memory performance on the cell BE with the SARC programming model"],"prefix":"10.1145","author":[{"given":"Roger","family":"Ferrer","sequence":"first","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Gonz\u00e1lez","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Federico","family":"Silla","sequence":"additional","affiliation":[{"name":"Universidad Polit\u00e9cnica de Valencia, Valencia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xavier","family":"Martorell","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduard","family":"Ayguad\u00e9","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2008,10,26]]},"reference":[{"volume-title":"Corporation. AMD 2007 Technology Analyst Day. http:\/\/www2.amd.com\/us-en\/assets\/content_type\/DownloadableAssets\/FinancialA-DayNewsSummary121307FINAL.pdf.","author":"AMD","key":"e_1_3_2_1_1_1","unstructured":"AMD Corporation. AMD 2007 Technology Analyst Day. http:\/\/www2.amd.com\/us-en\/assets\/content_type\/DownloadableAssets\/FinancialA-DayNewsSummary121307FINAL.pdf. AMD Corporation. AMD 2007 Technology Analyst Day. http:\/\/www2.amd.com\/us-en\/assets\/content_type\/DownloadableAssets\/FinancialA-DayNewsSummary121307FINAL.pdf."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69303-1_1"},{"key":"e_1_3_2_1_3_1","volume-title":"Proceedings of the 20th International Workshop on Languages and Compilers for Parallel Computing","author":"Balart J.","year":"2007","unstructured":"J. Balart , M. Gonzalez , X. Martorell , E. Ayguad\u00e9 , Z. Sura , T. Chen , T. Zhang , K. O'Brien , and K. O'Brien . A Novel Asynchronous Software Cache Implementation for the CELL\/BE Processor . In Proceedings of the 20th International Workshop on Languages and Compilers for Parallel Computing , 2007 . J. Balart, M. Gonzalez, X. Martorell, E. Ayguad\u00e9, Z. Sura, T. Chen, T. Zhang, K. O'Brien, and K. O'Brien. A Novel Asynchronous Software Cache Implementation for the CELL\/BE Processor. In Proceedings of the 20th International Workshop on Languages and Compilers for Parallel Computing, 2007."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/RT.2006.280210"},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of First Workshop on Software Tools for Multi-Core Systems","author":"Bouzas B.","year":"2006","unstructured":"B. Bouzas , R. Cooper , J. Greene , M. Pepe , and M. J. Prelle . MultiCore Framework: An API for Programming Heterogeneous Multicore Processors . In Proceedings of First Workshop on Software Tools for Multi-Core Systems , New York, NY, USA , 2006 . Mercury Computer Systems. B. Bouzas, R. Cooper, J. Greene, M. Pepe, and M. J. Prelle. MultiCore Framework: An API for Programming Heterogeneous Multicore Processors. In Proceedings of First Workshop on Software Tools for Multi-Core Systems, New York, NY, USA, 2006. Mercury Computer Systems."},{"key":"e_1_3_2_1_6_1","volume-title":"IBM DeveloperWorks","author":"Chen T.","year":"2005","unstructured":"T. Chen , R. Raghavan , J. Dale , and E. Iwata . Cell Broadband Engine Architecture and its first implementation . IBM DeveloperWorks , November 2005 . T. Chen, R. Raghavan, J. Dale, and E. Iwata. Cell Broadband Engine Architecture and its first implementation. IBM DeveloperWorks, November 2005."},{"key":"e_1_3_2_1_7_1","volume-title":"HMPP: A Hybrid Multi-core Parallel Programming Environment. In Workshop on General Processing Using GPUs","author":"Dolbeau R.","year":"2006","unstructured":"R. Dolbeau , S. Bihan , and F. Bodin . HMPP: A Hybrid Multi-core Parallel Programming Environment. In Workshop on General Processing Using GPUs , 2006 . R. Dolbeau, S. Bihan, and F. Bodin. HMPP: A Hybrid Multi-core Parallel Programming Environment. In Workshop on General Processing Using GPUs, 2006."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1789826.1789839"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.451.0059"},{"key":"e_1_3_2_1_10_1","volume-title":"Hipeac Conference","author":"Ferrer R.","year":"2009","unstructured":"R. Ferrer , P. Bellens , J. M. P\u00e9rez , X. Martorell , M. Gonz\u00e1lez , and E. Ayguad\u00e9 . Task offloading and blocking for heterogeneous architectures . Hipeac Conference , Nicosia, Cyprus , 2009 . In evaluation. R. Ferrer, P. Bellens, J. M. P\u00e9rez, X. Martorell, M. Gonz\u00e1lez, and E. Ayguad\u00e9. Task offloading and blocking for heterogeneous architectures. Hipeac Conference, Nicosia, Cyprus, 2009. In evaluation."},{"key":"e_1_3_2_1_11_1","volume-title":"March","author":"Intel Corporation","year":"2008","unstructured":"Intel Corporation . Intel Corporation's Multicore Architecture Briefing , March 2008 . http:\/\/www.intel.com\/pressroom\/archive\/releases\/20080317fact.htm. Intel Corporation. Intel Corporation's Multicore Architecture Briefing, March 2008. http:\/\/www.intel.com\/pressroom\/archive\/releases\/20080317fact.htm."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363751"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229428.1229477"},{"key":"e_1_3_2_1_14_1","volume-title":"Lawrence Berkeley National Laboratory","author":"Luszczek P.","year":"2005","unstructured":"P. Luszczek , J. J. Dongarra , D. Koester , R. Rabenseifner , B. Lucas , J. Kepner , J. McCalpin , D. Bailey , and D. Takahashi . Introduction to the hpc challenge benchmark suite . Lawrence Berkeley National Laboratory , 2005 . Paper LBNL-57493. P. Luszczek, J. J. Dongarra, D. Koester, R. Rabenseifner, B. Lucas, J. Kepner, J. McCalpin, D. Bailey, and D. Takahashi. Introduction to the hpc challenge benchmark suite. Lawrence Berkeley National Laboratory, 2005. Paper LBNL-57493."},{"key":"e_1_3_2_1_15_1","volume-title":"NVIDIA CUDA Compute Unified Device Architecture Version 2.0","author":"IDIA","year":"2008","unstructured":"NV IDIA corporation. NVIDIA CUDA Compute Unified Device Architecture Version 2.0 , 2008 . NVIDIA corporation. NVIDIA CUDA Compute Unified Device Architecture Version 2.0, 2008."},{"key":"e_1_3_2_1_16_1","volume-title":"NVIDIA Tesla GPU Computing Technical Brief","author":"IDIA","year":"2008","unstructured":"NV IDIA corporation. NVIDIA Tesla GPU Computing Technical Brief , 2008 . NVIDIA corporation. NVIDIA Tesla GPU Computing Technical Brief, 2008."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-008-0073-6"},{"key":"e_1_3_2_1_18_1","volume-title":"May","author":"Architecture Review Board MP","year":"2008","unstructured":"Open MP Architecture Review Board . OpenMP Application Program Interface. Version 3.0 , May 2008 . OpenMP Architecture Review Board. OpenMP Application Program Interface. Version 3.0, May 2008."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.515.0593"},{"key":"e_1_3_2_1_20_1","unstructured":"RapidMind. RapidMind Multi-core Development Platform. http:\/\/www.rapidmind.com\/pdfs\/RapidmindDatasheet.pdf.  RapidMind. RapidMind Multi-core Development Platform. http:\/\/www.rapidmind.com\/pdfs\/RapidmindDatasheet.pdf."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1327171.1327172"},{"key":"e_1_3_2_1_22_1","volume-title":"Proposal for an scalable programming model and run-time system. SARC Project Deliverable (6.1)","author":"SARC-Consortium","year":"2007","unstructured":"SARC-Consortium . Proposal for an scalable programming model and run-time system. SARC Project Deliverable (6.1) , 2007 . Available on request. SARC-Consortium. Proposal for an scalable programming model and run-time system. SARC Project Deliverable (6.1), 2007. Available on request."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1360612.1360617"},{"key":"e_1_3_2_1_24_1","unstructured":"Stanford University. Brook Language. http:\/\/merrimac.stanford.edu\/brook\/.  Stanford University. Brook Language. http:\/\/merrimac.stanford.edu\/brook\/."},{"key":"e_1_3_2_1_25_1","unstructured":"Stanford University. BrookGPU. http:\/\/graphics.stanford.edu\/projects\/brookgpu\/.  Stanford University. BrookGPU. http:\/\/graphics.stanford.edu\/projects\/brookgpu\/."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-89740-8_2"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1321211.1321241"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-89740-8_1"}],"event":{"name":"MEDEA '08: The 2008 workshop on MEmory performance: DEaling with Applications, systems and architectures","acronym":"MEDEA '08","location":"Toronto Canada"},"container-title":["Proceedings of the 9th workshop on MEmory performance: DEaling with Applications, systems and architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1509084.1509095","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1509084.1509095","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:46Z","timestamp":1750253386000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1509084.1509095"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10,26]]},"references-count":28,"alternative-id":["10.1145\/1509084.1509095","10.1145\/1509084"],"URL":"https:\/\/doi.org\/10.1145\/1509084.1509095","relation":{},"subject":[],"published":{"date-parts":[[2008,10,26]]},"assertion":[{"value":"2008-10-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}