{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T16:23:56Z","timestamp":1781108636729,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,3,29]],"date-time":"2009-03-29T00:00:00Z","timestamp":1238284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,3,29]]},"DOI":"10.1145\/1514932.1514940","type":"proceedings-article","created":{"date-parts":[[2009,4,6]],"date-time":"2009-04-06T16:34:53Z","timestamp":1239035693000},"page":"27-34","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":27,"title":["A new algorithm for simultaneous gate sizing and threshold voltage assignment"],"prefix":"10.1145","author":[{"given":"Yifang","family":"Liu","sequence":"first","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2009,3,29]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"326","volume-title":"Proc. of ICCAD","author":"Fishburn J.","year":"1985","unstructured":"J. Fishburn and A. Dunlop . TILOS: A Posynomial Programming Approach to Transistor Sizing . In Proc. of ICCAD , pp 326 -- 328 , 1985 . J. Fishburn and A. Dunlop. TILOS: A Posynomial Programming Approach to Transistor Sizing. In Proc. of ICCAD, pp 326--328, 1985."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/288548.289097"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.645073"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123302"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278690"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.748196"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313900"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844304"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774628"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871545"},{"key":"e_1_3_2_1_11_1","first-page":"704","volume-title":"Proc. of ICCAD","author":"Shah S.","year":"2005","unstructured":"S. Shah , A. Srivastava , D. Sharma , D. Sylvester , D. Balaauw , and V. Zolotov . Discrete Vt Assignment and Gate Sizing Using a Self-Snapping Continuous Formulation . In Proc. of ICCAD , pp 704 -- 710 , 2005 . S. Shah, A. Srivastava, D. Sharma, D. Sylvester, D. Balaauw, and V. Zolotov. Discrete Vt Assignment and Gate Sizing Using a Self-Snapping Continuous Formulation. In Proc. of ICCAD, pp 704--710, 2005."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309975"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120881"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393937"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.851993"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1129601.1129630"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.494206"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127732"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.331409"},{"key":"e_1_3_2_1_20_1","volume-title":"Nonlinear Programming: Theory and Algorithms","author":"Bazaraa M.","year":"2003","unstructured":"M. Bazaraa , H. Sherali , and C. Shetty . Nonlinear Programming: Theory and Algorithms . In Wiley , New York, NY , 2 nd edition, 2003 . M. Bazaraa, H. Sherali, and C. Shetty. Nonlinear Programming: Theory and Algorithms. In Wiley, New York, NY, 2nd edition, 2003.","edition":"2"},{"key":"e_1_3_2_1_21_1","volume-title":"UCB","author":"Sentovich E.M.","year":"1992","unstructured":"E.M. Sentovich , K.J. Singh , L. Lavagno , C. Moon , R. Murgai , A. Saldanha , H. Savoj , P.R. Stephan , R.K. Brayton , and A.L. Snagiovanni . SIS: a system for sequential circuit synthesis. In Memorandum no. M92\/41, ERL , UCB , 1992 . E.M. Sentovich, K.J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P.R. Stephan, R.K. Brayton, and A.L. Snagiovanni. SIS: a system for sequential circuit synthesis. In Memorandum no. M92\/41, ERL, UCB, 1992."},{"key":"e_1_3_2_1_22_1","unstructured":"CPMO--constrained placement by multilevel optimization. http:\/\/ballade.cs.ucla.edu\/cpmo. Computer Science Department UCLA.  CPMO--constrained placement by multilevel optimization. http:\/\/ballade.cs.ucla.edu\/cpmo. Computer Science Department UCLA."}],"event":{"name":"ISPD09: International Symposium on Physical Design","location":"San Diego California USA","acronym":"ISPD09","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2009 international symposium on Physical design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1514932.1514940","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1514932.1514940","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:38:43Z","timestamp":1750253923000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1514932.1514940"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3,29]]},"references-count":22,"alternative-id":["10.1145\/1514932.1514940","10.1145\/1514932"],"URL":"https:\/\/doi.org\/10.1145\/1514932.1514940","relation":{},"subject":[],"published":{"date-parts":[[2009,3,29]]},"assertion":[{"value":"2009-03-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}