{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:35:31Z","timestamp":1750307731355,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,3,29]],"date-time":"2009-03-29T00:00:00Z","timestamp":1238284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,3,29]]},"DOI":"10.1145\/1514932.1514941","type":"proceedings-article","created":{"date-parts":[[2009,4,6]],"date-time":"2009-04-06T16:34:53Z","timestamp":1239035693000},"page":"35-42","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["On stress aware active area sizing, gate sizing, and repeater insertion"],"prefix":"10.1145","author":[{"given":"Ashutosh","family":"Chakraborty","sequence":"first","affiliation":[{"name":"University of Texas, Austin, Austin, TX, USA"}]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[{"name":"University of Texas, Austin, Austin, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,3,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403582"},{"issue":"6","key":"e_1_3_2_1_2_1","first-page":"511","article-title":"\"pMOSFET with 200% mobility enhancement induced by multiple stressors,\" Electron Device Letters","volume":"27","author":"Washington L.","year":"2006","unstructured":"L. Washington , \"pMOSFET with 200% mobility enhancement induced by multiple stressors,\" Electron Device Letters , IEEE , vol. 27 , no. 6 , pp. 511 -- 513 , June 2006 . L. Washington et al., \"pMOSFET with 200% mobility enhancement induced by multiple stressors,\" Electron Device Letters, IEEE, vol. 27, no. 6, pp. 511--513, June 2006.","journal-title":"IEEE"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.876390"},{"key":"e_1_3_2_1_4_1","first-page":"753","volume-title":"IEDM Technical Digest. International","author":"Yeo Y.-C.","year":"2000","unstructured":"Y.-C. Yeo performance in sub-100 nm CMOSFETs using strained epitaxial silicon-germanium,\" Electron Devices Meeting, 2000 . IEDM Technical Digest. International , pp. 753 -- 756 , 2000 . Y.-C. Yeo et al., \"Enhanced performance in sub-100 nm CMOSFETs using strained epitaxial silicon-germanium,\" Electron Devices Meeting, 2000. IEDM Technical Digest. International, pp. 753--756, 2000."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.910794"},{"key":"e_1_3_2_1_6_1","first-page":"1075","article-title":"Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing","author":"Yang H.","year":"2004","unstructured":"H. Yang , \" Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing ,\" IEDM Technical Digest , pp. 1075 -- 1077 , Dec. 2004 . H. Yang et al., \"Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing,\" IEDM Technical Digest, pp. 1075--1077, Dec. 2004.","journal-title":"IEDM Technical Digest"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353666"},{"key":"e_1_3_2_1_8_1","unstructured":"Lithography Report pp 17. http:\/\/www.itrs.net\/Links\/2007ITRS\/2007_Chapters.  Lithography Report pp 17. http:\/\/www.itrs.net\/Links\/2007ITRS\/2007_Chapters."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.2795649"},{"key":"e_1_3_2_1_10_1","volume-title":"Digital Integrated Circuits","author":"Rabaey J. M.","year":"2003","unstructured":"J. M. Rabaey , Digital Integrated Circuits . Prentice Hall Press , 2 nd ed., 2003 . J. M. Rabaey et al., Digital Integrated Circuits. Prentice Hall Press, 2nd ed., 2003.","edition":"2"},{"volume-title":"http:\/\/www.cbl.ncsu.edu\/benchmarks\/LGSynth91","author":"Synth Benchmarks IWLS","key":"e_1_3_2_1_11_1","unstructured":"IWLS 1991 LG Synth Benchmarks . http:\/\/www.cbl.ncsu.edu\/benchmarks\/LGSynth91 . IWLS 1991 LGSynth Benchmarks. http:\/\/www.cbl.ncsu.edu\/benchmarks\/LGSynth91."},{"key":"e_1_3_2_1_13_1","unstructured":"R. Fourer etal The AMPL Book. http:\/\/www.ampl.com 2nd ed. 2002.  R. Fourer et al. The AMPL Book. http:\/\/www.ampl.com 2nd ed. 2002."},{"key":"e_1_3_2_1_14_1","unstructured":"MOSEK Optimization Tool Manual. http:\/\/www.mosek.com.  MOSEK Optimization Tool Manual. http:\/\/www.mosek.com."}],"event":{"name":"ISPD09: International Symposium on Physical Design","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"San Diego California USA","acronym":"ISPD09"},"container-title":["Proceedings of the 2009 international symposium on Physical design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1514932.1514941","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1514932.1514941","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:38:43Z","timestamp":1750253923000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1514932.1514941"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3,29]]},"references-count":13,"alternative-id":["10.1145\/1514932.1514941","10.1145\/1514932"],"URL":"https:\/\/doi.org\/10.1145\/1514932.1514941","relation":{},"subject":[],"published":{"date-parts":[[2009,3,29]]},"assertion":[{"value":"2009-03-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}