{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:35:32Z","timestamp":1750307732484,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":6,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,3,29]],"date-time":"2009-03-29T00:00:00Z","timestamp":1238284800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,3,29]]},"DOI":"10.1145\/1514932.1514950","type":"proceedings-article","created":{"date-parts":[[2009,4,6]],"date-time":"2009-04-06T16:34:53Z","timestamp":1239035693000},"page":"67-72","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Accelerated design of analog, mixed-signal circuits in Titan"],"prefix":"10.1145","author":[{"given":"Anirudh","family":"Devgan","sequence":"first","affiliation":[{"name":"Magma, Austin, TX, USA"}]},{"given":"Bulent","family":"Basaran","sequence":"additional","affiliation":[{"name":"Magma, Atlanta, GA, USA"}]},{"given":"David","family":"Colleran","sequence":"additional","affiliation":[{"name":"Magma, San Jose, CA, USA"}]},{"given":"Mar","family":"Hershenson","sequence":"additional","affiliation":[{"name":"Magma, San Jose, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,3,29]]},"reference":[{"unstructured":"Magma Design Automation http:\/\/www.magma-da.com The Titan(TM) Unified Automated Full-Chip Mixed-Signal Design Solution White Paper 2008.  Magma Design Automation http:\/\/www.magma-da.com The Titan(TM) Unified Automated Full-Chip Mixed-Signal Design Solution White Paper 2008.","key":"e_1_3_2_1_1_1"},{"unstructured":"Cadence Design Systems Inc. Virtuoso Parameterized Cell Reference v. 4.4.3 March 1999.  Cadence Design Systems Inc. Virtuoso Parameterized Cell Reference v. 4.4.3 March 1999.","key":"e_1_3_2_1_2_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/5.899053"},{"unstructured":"Talus user's guide Magma Design Automation 2008.  Talus user's guide Magma Design Automation 2008.","key":"e_1_3_2_1_4_1"},{"doi-asserted-by":"crossref","unstructured":"J. Vandenbussche G. Gielen M.Steyaert \"Systematic Design of Analog IP Blocks\" Kluwer Academic Publishers 2003.   J. Vandenbussche G. Gielen M.Steyaert \"Systematic Design of Analog IP Blocks\" Kluwer Academic Publishers 2003.","key":"e_1_3_2_1_5_1","DOI":"10.1007\/978-1-4757-3707-3"},{"unstructured":"OpenAccess User Reference Si2 2009.  OpenAccess User Reference Si2 2009.","key":"e_1_3_2_1_6_1"}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"acronym":"ISPD09","name":"ISPD09: International Symposium on Physical Design","location":"San Diego California USA"},"container-title":["Proceedings of the 2009 international symposium on Physical design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1514932.1514950","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1514932.1514950","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:38:43Z","timestamp":1750253923000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1514932.1514950"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3,29]]},"references-count":6,"alternative-id":["10.1145\/1514932.1514950","10.1145\/1514932"],"URL":"https:\/\/doi.org\/10.1145\/1514932.1514950","relation":{},"subject":[],"published":{"date-parts":[[2009,3,29]]},"assertion":[{"value":"2009-03-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}