{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:35:17Z","timestamp":1750307717758,"version":"3.41.0"},"reference-count":49,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2009,5,1]],"date-time":"2009-05-01T00:00:00Z","timestamp":1241136000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Flexware project IWT","award":["60068"],"award-info":[{"award-number":["60068"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2009,5]]},"abstract":"<jats:p>Modern mobile devices need to be extremely energy efficient. Due to the growing complexity of these devices, energy-aware design exploration has become increasingly important. Current exploration tools often do not support energy estimation, or require the design to be very detailed before estimation is possible. It is important to get early feedback on both performance and energy consumption during all phases of the design and at higher abstraction levels. This article presents a unified optimization and exploration framework to explore source-level transformation to processor architecture design space. The proposed retargetable compiler and simulator framework can map applications to a range of processors and memory configurations, simulate, and report detailed performance and energy estimates. An accurate and consistent energy modeling approach is introduced which can estimate the energy consumption of processor and memories at a component level, which can help to guide the design process. Fast energy-aware architecture exploration is illustrated by modeling both state-of-the-art processors as well as other architectures. Various design trade-offs are also illustrated on different academic as well as industrial benchmarks from both the wireless communication and multimedia domain. We also illustrate a design space exploration on different applications and show that there is large trade-off space between application performance, energy consumption, and area. We show that the proposed framework is consistent, accurate, and covers a large design space including various novel low-power extensions in a unified framework.<\/jats:p>","DOI":"10.1145\/1529255.1529258","type":"journal-article","created":{"date-parts":[[2009,6,2]],"date-time":"2009-06-02T14:51:08Z","timestamp":1243954268000},"page":"1-37","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Playing the trade-off game"],"prefix":"10.1145","volume":"14","author":[{"given":"Praveen","family":"Raghavan","sequence":"first","affiliation":[{"name":"IMEC vzw, Belgium and ESAT, Katholieke Universiteit Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Murali","family":"Jayapala","sequence":"additional","affiliation":[{"name":"IMEC vzw, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andy","family":"Lambrechts","sequence":"additional","affiliation":[{"name":"IMEC vzw, Belgium and ESAT, Katholieke Universiteit Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javed","family":"Absar","sequence":"additional","affiliation":[{"name":"ST Microelectronics, Bristol, UK"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[{"name":"IMEC vzw, Belgium and ESAT, Katholieke Universiteit Leuven, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,6,4]]},"reference":[{"volume-title":"Proceedings of the Asian Pacific Design and Automation Conference (ASPDAC'04)","author":"Aa T. V.","key":"e_1_2_1_1_1","unstructured":"Aa , T. V. , Jayapala , M. , Barat , F. , De Coninck , G. , Lauwereins , R. , Catthoor , F. , and Corp oraal, H . 2004. Instruction buffering exploration for low energy vliws with instruction clusters . In Proceedings of the Asian Pacific Design and Automation Conference (ASPDAC'04) . Aa, T. V., Jayapala, M., Barat, F., De Coninck, G., Lauwereins, R., Catthoor, F., and Corporaal, H. 2004. Instruction buffering exploration for low energy vliws with instruction clusters. In Proceedings of the Asian Pacific Design and Automation Conference (ASPDAC'04)."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"volume-title":"Proceedings of the ESTIMedia Conference, 3--4.","author":"Ascia G.","key":"e_1_2_1_3_1","unstructured":"Ascia , G. , Catania , V. , Palesi , M. , and Patti , D . 2003. Epic-Explorer: A parameterized VLIW-based platform framework for design space exploration . In Proceedings of the ESTIMedia Conference, 3--4. Ascia, G., Catania, V., Palesi, M., and Patti, D. 2003. Epic-Explorer: A parameterized VLIW-based platform framework for design space exploration. In Proceedings of the ESTIMedia Conference, 3--4."},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"e_1_2_1_5_1","unstructured":"Baron M. 2005. Cortex a8: High speed low power. In Microprocessor Report.  Baron M. 2005. Cortex a8: High speed low power. In Microprocessor Report."},{"key":"e_1_2_1_6_1","first-page":"110","article-title":"A power modeling and estimation framework for VLIW-based embedded system","volume":"3","author":"Benini L.","year":"2002","unstructured":"Benini , L. , Bruni , D. , Chinosi , M. , Silvano , C. , and Zaccaria , V. 2002 . A power modeling and estimation framework for VLIW-based embedded system . ST J. Syst. Res. 3 , 1, 110 -- 118 . Benini, L., Bruni, D., Chinosi, M., Silvano, C., and Zaccaria, V. 2002. A power modeling and estimation framework for VLIW-based embedded system. ST J. Syst. Res. 3, 1, 110--118.","journal-title":"ST J. Syst. Res."},{"key":"e_1_2_1_7_1","unstructured":"Brockmeyer E. Ghez C. Baetens W. and Catthoor F. 2000. Unified Low-Power Design Flow for Data-Dominated Multi-Media and Telecom Applications. Kluwer Academic Boston MA.  Brockmeyer E. Ghez C. Baetens W. and Catthoor F. 2000. Unified Low-Power Design Flow for Data-Dominated Multi-Media and Telecom Applications. Kluwer Academic Boston MA."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_2_1_9_1","unstructured":"Cadence Inc. 2006. Cadence SoC Encounter User Guide. Cadence Inc.  Cadence Inc. 2006. Cadence SoC Encounter User Guide. Cadence Inc."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344576"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088169"},{"key":"e_1_2_1_12_1","unstructured":"CoWare Inc. 2008. CoWare processor designer. www.coware.com\/products\/processordesigner.php.  CoWare Inc. 2008. CoWare processor designer. www.coware.com\/products\/processordesigner.php."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/984458.984486"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.17"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356075"},{"key":"e_1_2_1_16_1","unstructured":"Faraday Technology Corporation. 2007. Faraday UMC 90nm RVT Standard Cell Library. http:\/\/www.faraday-tech.com.  Faraday Technology Corporation. 2007. Faraday UMC 90nm RVT Standard Cell Library. http:\/\/www.faraday-tech.com."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188275.1188276"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-006-0012-3"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.4"},{"key":"e_1_2_1_21_1","doi-asserted-by":"crossref","unstructured":"Holma H. and Toskala A. 2001. WCDMA for UMTS: Radio Access for Third Generation Mobile Communications. John Wiley.   Holma H. and Toskala A. 2001. WCDMA for UMTS: Radio Access for Third Generation Mobile Communications. John Wiley.","DOI":"10.1002\/0470870982"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.844333"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.92"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025114.1025185"},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference Ph.D. Forum.","author":"Lambrechts A.","key":"e_1_2_1_25_1","unstructured":"Lambrechts , A. , Raghavan , P. , Jayapala , M. , Catthoor , F. , and Verkest , D . 2007. Energy vs. performance trade-offs and interconnect-aware design for coarse grained reconfigurable processors . In Proceedings of the Asia and South Pacific Design Automation Conference Ph.D. Forum. Lambrechts, A., Raghavan, P., Jayapala, M., Catthoor, F., and Verkest, D. 2007. Energy vs. performance trade-offs and interconnect-aware design for coarse grained reconfigurable processors. In Proceedings of the Asia and South Pacific Design Automation Conference Ph.D. Forum."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.37"},{"key":"e_1_2_1_27_1","volume-title":"LSF: Liberty simulation framework 1.0","author":"LSF.","year":"2002","unstructured":"LSF. 2002 . LSF: Liberty simulation framework 1.0 . http:\/\/liberty.princeton.edu\/Software\/LSE. LSF. 2002. LSF: Liberty simulation framework 1.0. http:\/\/liberty.princeton.edu\/Software\/LSE."},{"key":"e_1_2_1_28_1","unstructured":"Mediabench. Mediabench homepage.http:\/\/www.cs.ucla.edu\/leec\/mediabench.  Mediabench. Mediabench homepage.http:\/\/www.cs.ucla.edu\/leec\/mediabench."},{"volume-title":"Proceedings of the Conference on Field-Programmable Logic and Applications.","author":"Mei B.","key":"e_1_2_1_29_1","unstructured":"Mei , B. , Vernalde , S. , Verkest , D. , Man , H. D. , and Lauwereins , R . 2003. ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix . In Proceedings of the Conference on Field-Programmable Logic and Applications. Mei, B., Vernalde, S., Verkest, D., Man, H. D., and Lauwereins, R. 2003. ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Proceedings of the Conference on Field-Programmable Logic and Applications."},{"volume-title":"Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'02)","author":"Ponomarev D.","key":"e_1_2_1_30_1","unstructured":"Ponomarev , D. , Kucuk , G. , and Ghose , K . 2002. Accupower: An accurate power estimation tool for superscalar microprocessors . In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'02) , 124--130. Ponomarev, D., Kucuk, G., and Ghose, K. 2002. Accupower: An accurate power estimation tool for superscalar microprocessors. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE'02), 124--130."},{"key":"e_1_2_1_31_1","unstructured":"Rabbah R. M. Bratt I. Asanovic K. and Agarwal A. 2004. Versatility and versabench: A new metric and a benchmark suite for flexible architectures. http:\/\/groups.csail.mit.edu\/cag\/versabench\/MIT-LCS-TM-646.pdf.  Rabbah R. M. Bratt I. Asanovic K. and Agarwal A. 2004. Versatility and versabench: A new metric and a benchmark suite for flexible architectures. http:\/\/groups.csail.mit.edu\/cag\/versabench\/MIT-LCS-TM-646.pdf."},{"volume-title":"Proceedings of the Conference on Design Automation and Test in Europe (DATE'06)","author":"Raghavan P.","key":"e_1_2_1_32_1","unstructured":"Raghavan , P. , Lambrechts , A. , Jayapala , M. , Catthoor , F. , and Verkest , D . 2006. Distributed loop controller architecture for multi-threading in uni-threaded VLIW processors . In Proceedings of the Conference on Design Automation and Test in Europe (DATE'06) . Raghavan, P., Lambrechts, A., Jayapala, M., Catthoor, F., and Verkest, D. 2006. Distributed loop controller architecture for multi-threading in uni-threaded VLIW processors. In Proceedings of the Conference on Design Automation and Test in Europe (DATE'06)."},{"volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE'07)","author":"Raghavan P.","key":"e_1_2_1_33_1","unstructured":"Raghavan , P. , Lambrechts , A. , Jayapala , M. , Catthoor , F. , Verkest , D. , and Corp oraal, H . 2007. Very wide register: An asymmetric register file organization for low power embedded processors . In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'07) . Raghavan, P., Lambrechts, A., Jayapala, M., Catthoor, F., Verkest, D., and Corporaal, H. 2007. Very wide register: An asymmetric register file organization for low power embedded processors. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'07)."},{"volume-title":"Proceedings of the International Symposium on High-Performance Computer Architectures (HPCA'00)","author":"Rixner S.","key":"e_1_2_1_34_1","unstructured":"Rixner , S. , Dally , W. J. , Khailany , B. , Mattson , P. R. , Kapasi , U. J. , and Owens , J. D . 2000. Register organization for media processing . In Proceedings of the International Symposium on High-Performance Computer Architectures (HPCA'00) , 375--386. Rixner, S., Dally, W. J., Khailany, B., Mattson, P. R., Kapasi, U. J., and Owens, J. D. 2000. Register organization for media processing. In Proceedings of the International Symposium on High-Performance Computer Architectures (HPCA'00), 375--386."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5194\/ars-2-215-2004"},{"volume-title":"Proceedings of the International Symposium on Systems, Architectures, Modeling and Simulation (SAMOS'07)","author":"Schuster T.","key":"e_1_2_1_36_1","unstructured":"Schuster , T. , Bougard , B. , Raghavan , P. , Priewasser , R. , Novo , D. , Vanderperre , L. , and Catthoor , F . 2007. Design of a low power pre-synchronization ASIP for multimode SDR terminals . In Proceedings of the International Symposium on Systems, Architectures, Modeling and Simulation (SAMOS'07) . Schuster, T., Bougard, B., Raghavan, P., Priewasser, R., Novo, D., Vanderperre, L., and Catthoor, F. 2007. Design of a low power pre-synchronization ASIP for multimode SDR terminals. In Proceedings of the International Symposium on Systems, Architectures, Modeling and Simulation (SAMOS'07)."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378467"},{"key":"e_1_2_1_39_1","unstructured":"Starcore DSP Techology. 2000. SC140 DSP Core Reference Manual. Starcore DSP Techology http:\/\/www.starcore-dsp.com.  Starcore DSP Techology. 2000. SC140 DSP Core Reference Manual. Starcore DSP Techology http:\/\/www.starcore-dsp.com."},{"key":"e_1_2_1_40_1","unstructured":"SUIF. 2001. SUIF2 compiler system. http:\/\/suif.stanford.edu.  SUIF. 2001. SUIF2 compiler system. http:\/\/suif.stanford.edu."},{"key":"e_1_2_1_41_1","unstructured":"Synfora Inc. 2008. PICO express. http:\/\/www.synfora.com.  Synfora Inc. 2008. PICO express. http:\/\/www.synfora.com."},{"key":"e_1_2_1_42_1","unstructured":"Synopsys Inc. 2006a. Design Compiler User Guide. Synopsys Inc.  Synopsys Inc. 2006a. Design Compiler User Guide. Synopsys Inc."},{"key":"e_1_2_1_43_1","unstructured":"Synopsys Inc. 2006b. Prime Power User Guide. Synopsys Inc.  Synopsys Inc. 2006b. Prime Power User Guide. Synopsys Inc."},{"key":"e_1_2_1_44_1","unstructured":"Target. 2008. IP designer. http:\/\/www.retarget.com.  Target. 2008. IP designer. http:\/\/www.retarget.com."},{"key":"e_1_2_1_45_1","unstructured":"Texas Instruments Inc. 2006. TMS320C64x\/C64x+ DSP CPU and Instruction Set Reference Guide. http:\/\/www.ti.com\/.  Texas Instruments Inc. 2006. TMS320C64x\/C64x+ DSP CPU and Instruction Set Reference Guide. http:\/\/www.ti.com\/."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.335012"},{"key":"e_1_2_1_47_1","unstructured":"Trimaran. 1999. Trimaran 2.0: An infrastructure for research in instruction-level parallelism. http:\/\/www.trimaran.org.  Trimaran. 1999. Trimaran 2.0: An infrastructure for research in instruction-level parallelism. http:\/\/www.trimaran.org."},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2003.815165"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337436"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1529255.1529258","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1529255.1529258","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:30:26Z","timestamp":1750253426000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1529255.1529258"}},"subtitle":["Architecture exploration using Coffeee"],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":49,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2009,5]]}},"alternative-id":["10.1145\/1529255.1529258"],"URL":"https:\/\/doi.org\/10.1145\/1529255.1529258","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2009,5]]},"assertion":[{"value":"2007-09-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-06-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}