{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:12Z","timestamp":1750307532425,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,5,10]],"date-time":"2009-05-10T00:00:00Z","timestamp":1241913600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,5,10]]},"DOI":"10.1145\/1531542.1531555","type":"proceedings-article","created":{"date-parts":[[2009,5,12]],"date-time":"2009-05-12T12:52:47Z","timestamp":1242132767000},"page":"33-38","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Dynamic context management for low power coarse-grained reconfigurable architecture"],"prefix":"10.1145","author":[{"given":"Yoonjin","family":"Kim","sequence":"first","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rabi N.","family":"Mahapatra","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,5,10]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"642","volume-title":"a visionary retrospective,\" in Proc. of Design Automation and Test in Europe Conf","author":"Hartenstein Reiner","year":"2001","unstructured":"Reiner Hartenstein , \" A decade of reconfigurable computing : a visionary retrospective,\" in Proc. of Design Automation and Test in Europe Conf ., pp. 642 -- 649 , Mar. 2001 . Reiner Hartenstein, \"A decade of reconfigurable computing: a visionary retrospective,\" in Proc. of Design Automation and Test in Europe Conf., pp. 642--649, Mar. 2001."},{"key":"e_1_3_2_1_2_1","first-page":"1224","volume-title":"a case study,\" in Proc. of Design Automation and Test in Europe Conf","author":"Mei Bingfeng","year":"2004","unstructured":"Bingfeng Mei , Serge Vernalde , Diederik Verkest , and Rudy Lau-wereins, \" Design methodology for a tightly coupled VLIW reconfigurable matrix architecture : a case study,\" in Proc. of Design Automation and Test in Europe Conf ., pp. 1224 -- 1229 , Mar. 2004 . Bingfeng Mei, Serge Vernalde, Diederik Verkest, and Rudy Lau-wereins, \"Design methodology for a tightly coupled VLIW reconfigurable matrix architecture: a case study,\" in Proc. of Design Automation and Test in Europe Conf., pp. 1224--1229, Mar. 2004."},{"key":"e_1_3_2_1_3_1","volume-title":"Dec.","author":"Bansal Nikhil","year":"2003","unstructured":"Nikhil Bansal , Sumit Gupta , Nikil D. Dutt , and Alex Nicolau , \" Analysis of the performance of coarse-grain reconfigurable architectures with different processing element configurations,\" in Proc. of Workshop on Application Specific Processors , Dec. 2003 . Nikhil Bansal, Sumit Gupta, Nikil D. Dutt, and Alex Nicolau, \"Analysis of the performance of coarse-grain reconfigurable architectures with different processing element configurations,\" in Proc. of Workshop on Application Specific Processors, Dec. 2003."},{"key":"e_1_3_2_1_4_1","first-page":"15","volume-title":"A quantitative analysis of reconfigurable coprocessors for multimedia applications,\" in Proc. of IEEE Symoposium on FPGAs for Custom Computing Machines","author":"Miyamori T.","year":"1998","unstructured":"T. Miyamori and K. Olukotun , \" A quantitative analysis of reconfigurable coprocessors for multimedia applications,\" in Proc. of IEEE Symoposium on FPGAs for Custom Computing Machines , pp 15 -- 17 , April 1998 . T. Miyamori and K. Olukotun, \"A quantitative analysis of reconfigurable coprocessors for multimedia applications,\" in Proc. of IEEE Symoposium on FPGAs for Custom Computing Machines, pp 15--17, April 1998."},{"key":"e_1_3_2_1_5_1","first-page":"63","volume-title":"A Virtualized Programmable Datapath in 0.18 Micron Technology,\" in Proc. of IEEE Custom Integrated Circuits Conference","author":"Schmit Herman","year":"2002","unstructured":"Herman Schmit , David Whelihan , Andrew Tsai , Matthew Moe , Benjamin Levine and R. Reed Taylor , \"PipeRench : A Virtualized Programmable Datapath in 0.18 Micron Technology,\" in Proc. of IEEE Custom Integrated Circuits Conference , pp 63 -- 66 , May 2002 . Herman Schmit, David Whelihan, Andrew Tsai, Matthew Moe, Benjamin Levine and R. Reed Taylor, \"PipeRench: A Virtualized Programmable Datapath in 0.18 Micron Technology,\" in Proc. of IEEE Custom Integrated Circuits Conference, pp 63 --66, May 2002."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/12.859540"},{"key":"e_1_3_2_1_7_1","volume-title":"memory and interface technology integration of an industrial\/academic configurable system-on-chip (CSoC),\" in Proc","author":"Becker Jurgen","year":"2003","unstructured":"Jurgen Becker and Martin Vorbach , \"Architecture , memory and interface technology integration of an industrial\/academic configurable system-on-chip (CSoC),\" in Proc . of IEEE Computer Society Annual Symp . on VLSI, 2003 . Jurgen Becker and Martin Vorbach, \"Architecture, memory and interface technology integration of an industrial\/academic configurable system-on-chip (CSoC),\" in Proc. of IEEE Computer Society Annual Symp. on VLSI, 2003."},{"key":"e_1_3_2_1_8_1","first-page":"1","volume-title":"Workshop on Applied Reconfigurable Computing","author":"Bouwens Frank","year":"2007","unstructured":"Frank Bouwens , Mladen Berekovic , Andreas Kanstein and Georgi Gaydadjiev , \"Architectural exploration of the ADRES coarse-grained reconfigurable array,\" in proc. of Int . Workshop on Applied Reconfigurable Computing , pp. 1 -- 13 , March 2007 . Frank Bouwens, Mladen Berekovic, Andreas Kanstein and Georgi Gaydadjiev, \"Architectural exploration of the ADRES coarse-grained reconfigurable array,\" in proc. of Int. Workshop on Applied Reconfigurable Computing, pp. 1--13, March 2007."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/1165573.1165646"},{"unstructured":"http:\/\/www.netlib.org\/benchmark\/livermorec  http:\/\/www.netlib.org\/benchmark\/livermorec","key":"e_1_3_2_1_10_1"},{"unstructured":"http:\/\/www.ert.rwth-achen.de\/Projekte\/Tools\/DSPSTONE  http:\/\/www.ert.rwth-achen.de\/Projekte\/Tools\/DSPSTONE","key":"e_1_3_2_1_11_1"}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"acronym":"GLSVLSI '09","name":"GLSVLSI '09: Great Lakes Symposium on VLSI 2009","location":"Boston Area MA USA"},"container-title":["Proceedings of the 19th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531555","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1531542.1531555","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:13Z","timestamp":1750249393000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531555"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5,10]]},"references-count":11,"alternative-id":["10.1145\/1531542.1531555","10.1145\/1531542"],"URL":"https:\/\/doi.org\/10.1145\/1531542.1531555","relation":{},"subject":[],"published":{"date-parts":[[2009,5,10]]},"assertion":[{"value":"2009-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}