{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:13Z","timestamp":1750307533093,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,5,10]],"date-time":"2009-05-10T00:00:00Z","timestamp":1241913600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,5,10]]},"DOI":"10.1145\/1531542.1531562","type":"proceedings-article","created":{"date-parts":[[2009,5,12]],"date-time":"2009-05-12T12:52:47Z","timestamp":1242132767000},"page":"69-74","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Polynomial coefficient based DC testing of non-linear analog circuits"],"prefix":"10.1145","author":[{"given":"Suraj","family":"Sindia","sequence":"first","affiliation":[{"name":"Indian Institute of Science, Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[{"name":"Indian Institute of Science, Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[{"name":"Auburn University, Auburn, AL, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,5,10]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1155","volume-title":"Proc. Int. Test Conf.","author":"Guo Z.","year":"2003","unstructured":"Z. Guo and J. Savir , Analog Circuit Test Using Transfer Function Coefficient Estimates , in Proc. Int. Test Conf. , pp. 1155 -- 1163 , Oct. 2003 . Z. Guo and J. Savir, Analog Circuit Test Using Transfer Function Coefficient Estimates, in Proc. Int. Test Conf., pp. 1155--1163, Oct. 2003."},{"key":"e_1_3_2_1_2_1","first-page":"242","volume-title":"Proc. 9th Int. Conf. on VLSI Design","author":"Ramadoss R.","year":"1996","unstructured":"R. Ramadoss and M. L. Bushnell , Test Generation for Mixed-Signal Devices Using Signal Flow Graphs , in Proc. 9th Int. Conf. on VLSI Design , pp. 242 -- 248 , Jan. 1996 . R. Ramadoss and M. L. Bushnell, Test Generation for Mixed-Signal Devices Using Signal Flow Graphs, in Proc. 9th Int. Conf. on VLSI Design, pp. 242--248, Jan. 1996."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF00137565"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/264447"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/367072.367831"},{"key":"e_1_3_2_1_6_1","first-page":"44","volume-title":"Proc. Int. Conf. on Computer-Aided Design","author":"Devarayanadurg G.","year":"1994","unstructured":"G. Devarayanadurg and M. Soma , Analytical Fault Modeling and Static Test Generation for Analog ICs , in Proc. Int. Conf. on Computer-Aided Design , pp. 44 -- 47 , Nov. 1994 . G. Devarayanadurg and M. Soma, Analytical Fault Modeling and Static Test Generation for Analog ICs, in Proc. Int. Conf. on Computer-Aided Design, pp. 44--47, Nov. 1994."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4490230603"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3146-3"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.784126"},{"key":"e_1_3_2_1_10_1","volume-title":"IDDQ Testing for CMOS VLSI","author":"Rajsuman R.","year":"1995","unstructured":"R. Rajsuman , IDDQ Testing for CMOS VLSI . Artech House , 1995 . R. Rajsuman, IDDQ Testing for CMOS VLSI. Artech House, 1995."},{"key":"e_1_3_2_1_11_1","first-page":"174","volume-title":"Proc. Innovative Systems in Silicon Conf.","author":"Figueras J.","year":"1997","unstructured":"J. Figueras , Possibilities and Limitations of IDDQ Testing in Submicron CMOS,\" in Proc. Innovative Systems in Silicon Conf. , pp. 174 -- 185 , Oct. 1997 . J. Figueras, Possibilities and Limitations of IDDQ Testing in Submicron CMOS,\" in Proc. Innovative Systems in Silicon Conf., pp. 174--185, Oct. 1997."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICMEL.1995.500920"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.1999.766127"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.124515"}],"event":{"name":"GLSVLSI '09: Great Lakes Symposium on VLSI 2009","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Boston Area MA USA","acronym":"GLSVLSI '09"},"container-title":["Proceedings of the 19th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531562","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1531542.1531562","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:13Z","timestamp":1750249393000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531562"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5,10]]},"references-count":14,"alternative-id":["10.1145\/1531542.1531562","10.1145\/1531542"],"URL":"https:\/\/doi.org\/10.1145\/1531542.1531562","relation":{},"subject":[],"published":{"date-parts":[[2009,5,10]]},"assertion":[{"value":"2009-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}