{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T15:45:51Z","timestamp":1764171951032,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,5,10]],"date-time":"2009-05-10T00:00:00Z","timestamp":1241913600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,5,10]]},"DOI":"10.1145\/1531542.1531570","type":"proceedings-article","created":{"date-parts":[[2009,5,12]],"date-time":"2009-05-12T12:52:47Z","timestamp":1242132767000},"page":"109-112","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Reducing parity generation latency through input value aware circuits"],"prefix":"10.1145","author":[{"given":"Yusuf","family":"Osmanlioglu","sequence":"first","affiliation":[{"name":"TOBB University of Economics and Technology, Ankara, Turkey"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y. Onur","family":"Ko\u00e7berber","sequence":"additional","affiliation":[{"name":"TOBB University of Economics and Technology, Ankara, Turkey"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oguz","family":"Ergin","sequence":"additional","affiliation":[{"name":"TOBB University of Economics and Technology, Ankara, Turkey"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,5,10]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.12"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956571"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.16301"},{"key":"e_1_3_2_1_4_1","article-title":"The Microarchitecture of the Pentium 4 Processor","author":"Hinton G.","year":"2001","unstructured":"Hinton , G. , et al. , \" The Microarchitecture of the Pentium 4 Processor \", Intel Technology Journal, Q1 , 2001 Hinton, G., et al., \"The Microarchitecture of the Pentium 4 Processor\", Intel Technology Journal, Q1, 2001","journal-title":"Intel Technology Journal, Q1"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.43"},{"key":"e_1_3_2_1_6_1","volume-title":"MICRO","author":"Loh G.","year":"2002","unstructured":"Loh , G. , \"Exploiting Data-Width Locality to Increase Superscalar Execution Bandwidth , in MICRO , 2002 Loh, G., \"Exploiting Data-Width Locality to Increase Superscalar Execution Bandwidth, in MICRO, 2002"},{"key":"e_1_3_2_1_7_1","unstructured":"Phelan R. \"Addressing Soft Errors in ARM Core-based Designs White Paper ARM December 2003  Phelan R. \"Addressing Soft Errors in ARM Core-based Designs White Paper ARM December 2003"},{"key":"e_1_3_2_1_8_1","volume-title":"International Technology Roadmap for Semiconductors","author":"Semiconductors Industry Association (SIA)","year":"2005","unstructured":"Semiconductors Industry Association (SIA) , International Technology Roadmap for Semiconductors 2005 , http:\/\/www.itrs.net\/Links\/2005ITRS\/Home2005.htm Semiconductors Industry Association (SIA), International Technology Roadmap for Semiconductors 2005, http:\/\/www.itrs.net\/Links\/2005ITRS\/Home2005.htm"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.122"},{"key":"e_1_3_2_1_10_1","volume-title":"ASGI","author":"Vera X.","year":"2006","unstructured":"Vera , X. , Unsal, O. , Gonz\u00e1lez . A. , \"X- Pipe : An Adaptive Resilient Microarchitecture for Parameter Variations , in ASGI 2006 . Vera, X., Unsal, O., Gonz\u00e1lez. A., \"X-Pipe: An Adaptive Resilient Microarchitecture for Parameter Variations, in ASGI 2006."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"}],"event":{"name":"GLSVLSI '09: Great Lakes Symposium on VLSI 2009","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Boston Area MA USA","acronym":"GLSVLSI '09"},"container-title":["Proceedings of the 19th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531570","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1531542.1531570","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:13Z","timestamp":1750249393000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531570"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5,10]]},"references-count":11,"alternative-id":["10.1145\/1531542.1531570","10.1145\/1531542"],"URL":"https:\/\/doi.org\/10.1145\/1531542.1531570","relation":{},"subject":[],"published":{"date-parts":[[2009,5,10]]},"assertion":[{"value":"2009-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}