{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:13Z","timestamp":1750307533177,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,5,10]],"date-time":"2009-05-10T00:00:00Z","timestamp":1241913600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,5,10]]},"DOI":"10.1145\/1531542.1531600","type":"proceedings-article","created":{"date-parts":[[2009,5,12]],"date-time":"2009-05-12T12:52:47Z","timestamp":1242132767000},"page":"239-244","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Varicap threshold logic"],"prefix":"10.1145","author":[{"given":"Samed","family":"Maltabas","sequence":"first","affiliation":[{"name":"University of Massachusetts Lowell, Lowell, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Margala","sequence":"additional","affiliation":[{"name":"University of Massachusetts Lowell, Lowell, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ugur","family":"Cilingiroglu","sequence":"additional","affiliation":[{"name":"Yeditepe University, Istanbul, Turkey"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,5,10]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"127","volume-title":"VLSI, 2004. Proceedings. IEEE Computer society Annual Symposium","author":"Celinski P.","unstructured":"P. Celinski , S. Al-Sarawi , D. Abbott , S. Cotofana , and S. Vassiliadis . Logical eort based design exploration of 64-bit adders using a mixed dynamic-cmos\/threshold-logic approach . VLSI, 2004. Proceedings. IEEE Computer society Annual Symposium , pages 127 -- 132 , February. P. Celinski, S. Al-Sarawi, D. Abbott, S. Cotofana, and S. Vassiliadis. Logical eort based design exploration of 64-bit adders using a mixed dynamic-cmos\/threshold-logic approach. VLSI, 2004. Proceedings. IEEE Computer society Annual Symposium, pages 127--132, February."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/4.508261"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/4.508266"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1109\/TNN.2003.816365"},{"issue":"5","key":"e_1_3_2_1_5_1","article-title":"Review of capacitive threshold gate implementations","volume":"14","author":"Beiu V.","year":"2003","unstructured":"V. Beiu , M.J. Avedillo , and J.M. Quintana . Review of capacitive threshold gate implementations . IEEE Transactions on N. Networks , 14 ( 5 ), September 2003 . V. Beiu, M.J. Avedillo, and J.M. Quintana. Review of capacitive threshold gate implementations. IEEE Transactions on N. Networks, 14(5), September 2003.","journal-title":"IEEE Transactions on N. Networks"},{"volume-title":"Circuits and Systems, 2003. SCS 2003. International Symposium, 2: 489--492","author":"Beiu V.","unstructured":"V. Beiu , J.M. Quintana , M.J. Avedilo , and R. Andonie . Dierential implementations of threshold logic gates. Signals , Circuits and Systems, 2003. SCS 2003. International Symposium, 2: 489--492 , July. V. Beiu, J.M. Quintana, M.J. Avedilo, and R. Andonie. Dierential implementations of threshold logic gates. Signals, Circuits and Systems, 2003. SCS 2003. International Symposium, 2:489--492, July.","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","first-page":"478","volume-title":"IEEE Conference Proceeding","author":"Bickersta K.A.C.","unstructured":"K.A.C. Bickersta , M. chulte, and Jr. E.E. Swartzlander . Reduced area multipliers . IEEE Conference Proceeding , pages 478 -- 489 , October. K.A.C. Bickersta, M. chulte, and Jr. E.E. Swartzlander. Reduced area multipliers. IEEE Conference Proceeding, pages 478--489, October."},{"doi-asserted-by":"crossref","unstructured":"K.C. Bickersta Jr. E.E. Swartzlander and M.J. Schulte. Analysis of column compression multipliers. Computer arithmetics IEEE Conference Proceeding pages 33--39 June. K.C. Bickersta Jr. E.E. Swartzlander and M.J. Schulte. Analysis of column compression multipliers. Computer arithmetics IEEE Conference Proceeding pages 33--39 June.","key":"e_1_3_2_1_8_1","DOI":"10.1109\/ARITH.2001.930101"},{"volume-title":"Systems and Computers, 1992. 1992 Conference Record of The Twenty-Sixth Asilomar Conference, 1:381--385","author":"Jones Jr.","unstructured":"Jr. Jones , R.F. Swartzlander , and E.E. Jr . Parallel counter implementation. Signals , Systems and Computers, 1992. 1992 Conference Record of The Twenty-Sixth Asilomar Conference, 1:381--385 , October. Jr. Jones, R.F. Swartzlander, and E.E. Jr. Parallel counter implementation. Signals, Systems and Computers, 1992. 1992 Conference Record of The Twenty-Sixth Asilomar Conference, 1:381--385, October.","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","first-page":"275","volume-title":"VLSI 2004 IEEE Conference Proceeding","author":"Townsend T.D.","unstructured":"T.D. Townsend , P. Celinski , S.F. Al-Sarawi , and M.J. Liebelt . Hybrid parallel counters -- domino and threshold logic . VLSI 2004 IEEE Conference Proceeding , pages 275 -- 276 , February. T.D. Townsend, P. Celinski, S.F. Al-Sarawi, and M.J. Liebelt. Hybrid parallel counters -- domino and threshold logic. VLSI 2004 IEEE Conference Proceeding, pages 275--276, February."},{"volume-title":"ISCAS 2003. Proceedings of the 2003 International Symposium, 5(5):233--236","author":"Celinski P.","unstructured":"P. Celinski , D. Abbott , and S.D. Cotofana . Area efficient, high speed parallel counter circuits using charge recycling threshold logic . ISCAS 2003. Proceedings of the 2003 International Symposium, 5(5):233--236 , May. P. Celinski, D. Abbott, and S.D. Cotofana. Area efficient, high speed parallel counter circuits using charge recycling threshold logic. ISCAS 2003. Proceedings of the 2003 International Symposium, 5(5):233--236, May.","key":"e_1_3_2_1_11_1"}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"acronym":"GLSVLSI '09","name":"GLSVLSI '09: Great Lakes Symposium on VLSI 2009","location":"Boston Area MA USA"},"container-title":["Proceedings of the 19th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531600","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1531542.1531600","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:13Z","timestamp":1750249393000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531600"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5,10]]},"references-count":11,"alternative-id":["10.1145\/1531542.1531600","10.1145\/1531542"],"URL":"https:\/\/doi.org\/10.1145\/1531542.1531600","relation":{},"subject":[],"published":{"date-parts":[[2009,5,10]]},"assertion":[{"value":"2009-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}