{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:13Z","timestamp":1750307533176,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,5,10]],"date-time":"2009-05-10T00:00:00Z","timestamp":1241913600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,5,10]]},"DOI":"10.1145\/1531542.1531602","type":"proceedings-article","created":{"date-parts":[[2009,5,12]],"date-time":"2009-05-12T12:52:47Z","timestamp":1242132767000},"page":"245-250","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Efficient implementation of decoupling capacitors in 3D processor-dram integrated computing systems"],"prefix":"10.1145","author":[{"given":"Qi","family":"Wu","sequence":"first","affiliation":[{"name":"Rensselaer Polytechnic Institute, Troy, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian-Qiang","family":"Lu","sequence":"additional","affiliation":[{"name":"Rensselaer Polytechnic Institute, Troy, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Rose","sequence":"additional","affiliation":[{"name":"Rensselaer Polytechnic Institute, Troy, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tong","family":"Zhang","sequence":"additional","affiliation":[{"name":"Rensselaer Polytechnic Institute, Troy, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,5,10]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"25","article-title":"3D Integration: Why, What, Who, When?","author":"Lu J.-Q.","year":"2007","unstructured":"J.-Q. Lu , K. Rose , and S. Vitkavage , \" 3D Integration: Why, What, Who, When? ,\" Future Fab International (http:\/\/www.future-fab.com\/) , pp. 25 -- 27 , July 2007 . J.-Q. Lu, K. Rose, and S. Vitkavage, \"3D Integration: Why, What, Who, When?,\" Future Fab International (http:\/\/www.future-fab.com\/), pp. 25--27, July 2007.","journal-title":"Future Fab International (http:\/\/www.future-fab.com\/)"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168873"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","DOI":"10.1002\/0471660302","volume-title":"Power Distribution Network Design for VLSI","author":"Zhu Q. K.","year":"2004","unstructured":"Q. K. Zhu , Power Distribution Network Design for VLSI , Wiley-IEEE , 2004 . Q. K. Zhu, Power Distribution Network Design for VLSI, Wiley-IEEE, 2004."},{"key":"e_1_3_2_1_10_1","volume-title":"Power Distribution Networks with On-Chip Decoupling Capacitors","author":"Popovich M.","year":"2007","unstructured":"M. Popovich , A. V. Mezhiba , and E. G. Friedman , Power Distribution Networks with On-Chip Decoupling Capacitors , Springer , 2007 . M. Popovich, A. V. Mezhiba, and E. G. Friedman, Power Distribution Networks with On-Chip Decoupling Capacitors, Springer, 2007."},{"key":"e_1_3_2_1_11_1","unstructured":"CACTI\n  : An integrated cache and memory access time cycle time area leakage and dynamic power model http:\/\/www.hpl.hp.com\/research\/cacti\/.  CACTI: An integrated cache and memory access time cycle time area leakage and dynamic power model http:\/\/www.hpl.hp.com\/research\/cacti\/."},{"key":"e_1_3_2_1_12_1","unstructured":"M5: A modular platform for computer system architecture research encompassing system-level architecture as well as processor microarchitecture http:\/\/www.m5sim.org\/.  M5: A modular platform for computer system architecture research encompassing system-level architecture as well as processor microarchitecture http:\/\/www.m5sim.org\/."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873616"},{"key":"e_1_3_2_1_14_1","first-page":"386","volume-title":"C. Whelan, T. Mikolajick)","author":"Lu J.-Q.","year":"2005","unstructured":"J.-Q. Lu , T.S. Cale , and R.J. Gutmann , \" Wafer-level three-dimensional hyper-integration technology using dielectric adhesive wafer bonding,\" Materials for Information Technology: Devices, Interconnects and Packaging (Eds. E. Zschech , C. Whelan, T. Mikolajick) , pp. 386 -- 397 , Springer-Verlag (London) Ltd , August 2005 . J.-Q. Lu, T.S. Cale, and R.J. Gutmann, \"Wafer-level three-dimensional hyper-integration technology using dielectric adhesive wafer bonding,\" Materials for Information Technology: Devices, Interconnects and Packaging (Eds. E. Zschech, C. Whelan, T. Mikolajick), pp. 386--397, Springer-Verlag (London) Ltd, August 2005."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04478-0","volume-title":"VLSI Memory Chip Design","author":"Itoh K.","year":"2001","unstructured":"K. Itoh , VLSI Memory Chip Design , Springer , 2001 . K. Itoh, VLSI Memory Chip Design, Springer, 2001."},{"key":"e_1_3_2_1_16_1","first-page":"205","volume-title":"2007 IEEE","author":"Huang G.","year":"2007","unstructured":"G. Huang , M. Bakir , A. Naeemi , H. Chen , and J. D. Meindl , \" Power delivery for 3d chip stacks: Physical modeling and design implication,\" in Electrical Performance of Electronic Packaging , 2007 IEEE , Atlanta, GA , Oct. 2007 , pp. 205 -- 208 . G. Huang, M. Bakir, A. Naeemi, H. Chen, and J. D. Meindl, \"Power delivery for 3d chip stacks: Physical modeling and design implication,\" in Electrical Performance of Electronic Packaging, 2007 IEEE, Atlanta, GA, Oct. 2007, pp. 205--208."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000454"},{"key":"e_1_3_2_1_18_1","unstructured":"Semiconductor Industry Association The International Technology Roadmap for Semiconductors (ITRS) http:\/\/www.itrs.net\/reports.html.  Semiconductor Industry Association The International Technology Roadmap for Semiconductors (ITRS) http:\/\/www.itrs.net\/reports.html."}],"event":{"name":"GLSVLSI '09: Great Lakes Symposium on VLSI 2009","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Boston Area MA USA","acronym":"GLSVLSI '09"},"container-title":["Proceedings of the 19th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531602","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1531542.1531602","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:13Z","timestamp":1750249393000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531602"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5,10]]},"references-count":18,"alternative-id":["10.1145\/1531542.1531602","10.1145\/1531542"],"URL":"https:\/\/doi.org\/10.1145\/1531542.1531602","relation":{},"subject":[],"published":{"date-parts":[[2009,5,10]]},"assertion":[{"value":"2009-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}