{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:13Z","timestamp":1750307533194,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,5,10]],"date-time":"2009-05-10T00:00:00Z","timestamp":1241913600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,5,10]]},"DOI":"10.1145\/1531542.1531623","type":"proceedings-article","created":{"date-parts":[[2009,5,12]],"date-time":"2009-05-12T12:52:47Z","timestamp":1242132767000},"page":"357-362","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Robust window-based multi-node technology-independent logic minimization"],"prefix":"10.1145","author":[{"given":"Jeff L.","family":"Cobb","sequence":"first","affiliation":[{"name":"Texas Instruments Inc., Stafford, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kanupriya","family":"Gulati","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunil P.","family":"Khatri","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Statuib, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,5,10]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Logic Synthesis and Verification","author":"Hassoun S.","year":"2001","unstructured":"S. Hassoun , ed., Logic Synthesis and Verification . Kluwer Academic Publishers , Nov 2001 . S. Hassoun, ed., Logic Synthesis and Verification. Kluwer Academic Publishers, Nov 2001."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123280"},{"key":"e_1_3_2_1_3_1","volume-title":"International Conference on Computer Aided Design","author":"Jiang Y.","year":"2000","unstructured":"Y. Jiang and R. K. Brayton , \" Don't cares and multi-valued logic network minimization,\" in Proceedings , International Conference on Computer Aided Design , Nov 2000 . Y. Jiang and R. K. Brayton, \"Don't cares and multi-valued logic network minimization,\" in Proceedings, International Conference on Computer Aided Design, Nov 2000."},{"key":"e_1_3_2_1_4_1","volume-title":"International Conference on Very Large Scale Integration","author":"Brayton R. K.","year":"1989","unstructured":"R. K. Brayton and F. Somenzi , \" Boolean relations and the incomplete specification of logic networks,\" in Proceedings , International Conference on Very Large Scale Integration , 1989 . R. K. Brayton and F. Somenzi, \"Boolean relations and the incomplete specification of logic networks,\" in Proceedings, International Conference on Very Large Scale Integration, 1989."},{"key":"e_1_3_2_1_5_1","first-page":"264","volume-title":"Multilevel logic synthesis,\" in Proceedings of IEEE","author":"Brayton R. K.","year":"1990","unstructured":"R. K. Brayton , G. D. Hachtel , and A. L. Sangiovanni-Vincentelli , \" Multilevel logic synthesis,\" in Proceedings of IEEE , pp. 264 -- 300 , Feb 1990 . R. K. Brayton, G. D. Hachtel, and A. L. Sangiovanni-Vincentelli, \"Multilevel logic synthesis,\" in Proceedings of IEEE, pp. 264--300, Feb 1990."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1994.326812"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/113938.149563"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"e_1_3_2_1_9_1","unstructured":"F. Somenzi \"CUDD: CU decision diagram package.\" http:\/\/vlsi.colorado.edu\/$\\sim$fabio\/CUDD\/cuddIntro.html.  F. Somenzi \"CUDD: CU decision diagram package.\" http:\/\/vlsi.colorado.edu\/$\\sim$fabio\/CUDD\/cuddIntro.html."},{"key":"e_1_3_2_1_10_1","volume-title":"August","author":"Burch J. R.","year":"1991","unstructured":"J. R. Burch , E. M. Clarke , and D. E. Long , \" Symbolic model checking with partitioned transition relations,\" in Proceeding of International Conference on Very Large Scale Integration , August 1991 . J. R. Burch, E. M. Clarke, and D. E. Long, \"Symbolic model checking with partitioned transition relations,\" in Proceeding of International Conference on Very Large Scale Integration, August 1991."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996687"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.256920"},{"key":"e_1_3_2_1_13_1","first-page":"316","volume-title":"IEEE International Conference on Computer Aided Design","author":"Somenzi F.","year":"1989","unstructured":"F. Somenzi and R. K. Brayton , \" An exact minimizer for Boolean relations,\" in Proceedings , IEEE International Conference on Computer Aided Design , pp. 316 -- 319 , Nov 1989 . F. Somenzi and R. K. Brayton, \"An exact minimizer for Boolean relations,\" in Proceedings, IEEE International Conference on Computer Aided Design, pp. 316--319, Nov 1989."},{"key":"e_1_3_2_1_14_1","first-page":"1993","volume-title":"ISCAS","volume":"4","author":"Limqueco J. C.","year":"1992","unstructured":"J. C. Limqueco and S. Muroga , \" Optimizing large networks by repeated local optimization using windowing scheme,\" in IEEE International Symposium on Circuits and Systems , ISCAS , vol. 4 , pp. 1993 -- 1996 , May 1992 . J. C. Limqueco and S. Muroga, \"Optimizing large networks by repeated local optimization using windowing scheme,\" in IEEE International Symposium on Circuits and Systems, ISCAS, vol. 4, pp. 1993--1996, May 1992."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1990.130227"},{"key":"e_1_3_2_1_16_1","first-page":"1062","article-title":"MIS: A multiple-level logic optimization system","author":"Brayton R.","year":"1987","unstructured":"R. Brayton , R. Rudell , A. Sangiovanni-Vincentelli , and A. Wang , \" MIS: A multiple-level logic optimization system ,\" IEEE Trans. on CAD\/ICAS , vol. C AD-6(6), pp. 1062 -- 1082 , Nov 1987 . R. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang, \"MIS: A multiple-level logic optimization system,\" IEEE Trans. on CAD\/ICAS, vol. CAD-6(6), pp. 1062--1082, Nov 1987.","journal-title":"IEEE Trans. on CAD\/ICAS"},{"key":"e_1_3_2_1_17_1","first-page":"29","volume-title":"Circuit partitioning and resynthesis,\" in Proceedings of the IEEE Custom Integrated Circuits Conference","author":"Dey S.","unstructured":"S. Dey , F. Brglez , and G. Kedem , \" Circuit partitioning and resynthesis,\" in Proceedings of the IEEE Custom Integrated Circuits Conference , pp. 29 .4\/1 --29.4\/5, May 1990. S. Dey, F. Brglez, and G. Kedem, \"Circuit partitioning and resynthesis,\" in Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 29.4\/1 --29.4\/5, May 1990."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/577427"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382542"},{"key":"e_1_3_2_1_20_1","first-page":"618","article-title":"Compatible output don't cares revisited,\" in Proceedings","author":"Brayton R.","year":"2001","unstructured":"R. Brayton , \" Compatible output don't cares revisited,\" in Proceedings , IEEE Transactions on Computer-Aided Design , pp. 618 -- 623 , Nov 2001 . R. Brayton, \"Compatible output don't cares revisited,\" in Proceedings, IEEE Transactions on Computer-Aided Design, pp. 618--623, Nov 2001.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"e_1_3_2_1_21_1","first-page":"514","article-title":"Extracting local don't cares for network optimization,\" in Proceedings","author":"Savoj H.","year":"1991","unstructured":"H. Savoj , R. Brayton , and H. Touati , \" Extracting local don't cares for network optimization,\" in Proceedings , IEEE Transactions on Computer-Aided Design , pp. 514 -- 517 , 1991 . H. Savoj, R. Brayton, and H. Touati, \"Extracting local don't cares for network optimization,\" in Proceedings, IEEE Transactions on Computer-Aided Design, pp. 514--517, 1991.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996688"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.264"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288584"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/244522.244567"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1977.1674912"},{"key":"e_1_3_2_1_28_1","volume-title":"International Workshop on Logic Synthesis","author":"Savoj H.","year":"1993","unstructured":"H. Savoj and R. K. Brayton , \" Observability relations for multi-output nodes,\" in Proceedings , International Workshop on Logic Synthesis , May 1993 . H. Savoj and R. K. Brayton, \"Observability relations for multi-output nodes,\" in Proceedings, International Workshop on Logic Synthesis, May 1993."},{"key":"e_1_3_2_1_29_1","first-page":"168","volume-title":"et al., \"Optimization of multi-valued multi-level networks,\" in Proceedings of the International Symposium on Multiple-Valued Logic","author":"M.","year":"2002","unstructured":"M. G. et al., \"Optimization of multi-valued multi-level networks,\" in Proceedings of the International Symposium on Multiple-Valued Logic , pp. 168 -- 177 , 2002 . M. G. et al., \"Optimization of multi-valued multi-level networks,\" in Proceedings of the International Symposium on Multiple-Valued Logic, pp. 168--177, 2002."}],"event":{"name":"GLSVLSI '09: Great Lakes Symposium on VLSI 2009","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Boston Area MA USA","acronym":"GLSVLSI '09"},"container-title":["Proceedings of the 19th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531623","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1531542.1531623","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:13Z","timestamp":1750249393000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531623"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5,10]]},"references-count":28,"alternative-id":["10.1145\/1531542.1531623","10.1145\/1531542"],"URL":"https:\/\/doi.org\/10.1145\/1531542.1531623","relation":{},"subject":[],"published":{"date-parts":[[2009,5,10]]},"assertion":[{"value":"2009-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}