{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,23]],"date-time":"2026-06-23T14:58:17Z","timestamp":1782226697001,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,5,10]],"date-time":"2009-05-10T00:00:00Z","timestamp":1241913600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,5,10]]},"DOI":"10.1145\/1531542.1531638","type":"proceedings-article","created":{"date-parts":[[2009,5,12]],"date-time":"2009-05-12T12:52:47Z","timestamp":1242132767000},"page":"421-424","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Reconfigurable NoC design flow for multiple applications run-time mapping on FPGA devices"],"prefix":"10.1145","author":[{"given":"Dario","family":"Cozzi","sequence":"first","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Claudia","family":"Far\u00e8","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alessandro","family":"Meroni","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vincenzo","family":"Rana","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marco Domenico","family":"Santambrogio","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milano, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2009,5,10]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Becker","author":"Pionteck T.","year":"2007","unstructured":"Pionteck , T. , Albrecht , C. , Koch , R. , Maehle , E. , Hubner , M. , Becker , J. : Communication architectures for dynamically reconfigurable fpga designs. ( 2007 ) 1--8 Pionteck, T., Albrecht, C., Koch, R., Maehle, E., Hubner, M., Becker, J.: Communication architectures for dynamically reconfigurable fpga designs. (2007) 1--8"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515715"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311208"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380761"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.45"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2008.31"},{"key":"e_1_3_2_1_7_1","volume-title":"Automation and Test in Europe Conference (2007)","author":"Kumar A.","unstructured":"Kumar , A. , Hansson , A. , Huisken , J. , Corp oraal, H. : An fpga design flow for reconfigurable network-based multi-processor systems on chip. Design , Automation and Test in Europe Conference (2007) 1--6 Kumar, A., Hansson, A., Huisken, J., Corporaal, H.: An fpga design flow for reconfigurable network-based multi-processor systems on chip. Design, Automation and Test in Europe Conference (2007) 1--6"},{"key":"e_1_3_2_1_8_1","unstructured":"Xilinx: Early access partial reconfiguration. (2006)  Xilinx: Early access partial reconfiguration. (2006)"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2004.1330747"},{"key":"e_1_3_2_1_11_1","volume-title":"Proceedings of IEEE SAMOS 2008 - Embedded Computer Systems: Architectures, MOdeling, and Simulation (2008)","author":"Corbetta S.","unstructured":"Corbetta , S. , Rana , V. , Santambrogio , M.D. , Sciuto , D. : A light-weight network-on-chip architecture for dynamically reconfigurable systems . In Proceedings of IEEE SAMOS 2008 - Embedded Computer Systems: Architectures, MOdeling, and Simulation (2008) Corbetta, S., Rana, V., Santambrogio, M.D., Sciuto, D.: A light-weight network-on-chip architecture for dynamically reconfigurable systems. In Proceedings of IEEE SAMOS 2008 - Embedded Computer Systems: Architectures, MOdeling, and Simulation (2008)"},{"key":"e_1_3_2_1_12_1","volume-title":"Test and Applications, 2008. DELTA 2008. 4th IEEE International Symposium on (2008)","author":"Meroni A.","unstructured":"Meroni , A. , Rana , V. , Santambrogio , M. , Sciuto , D. : A requirements-driven reconfigurable soc communication infrastructure design flow. Electronic Design , Test and Applications, 2008. DELTA 2008. 4th IEEE International Symposium on (2008) 405--409 Meroni, A., Rana, V., Santambrogio, M., Sciuto, D.: A requirements-driven reconfigurable soc communication infrastructure design flow. Electronic Design, Test and Applications, 2008. DELTA 2008. 4th IEEE International Symposium on (2008) 405--409"}],"event":{"name":"GLSVLSI '09: Great Lakes Symposium on VLSI 2009","location":"Boston Area MA USA","acronym":"GLSVLSI '09","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 19th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531638","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1531542.1531638","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:13Z","timestamp":1750249393000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531638"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5,10]]},"references-count":12,"alternative-id":["10.1145\/1531542.1531638","10.1145\/1531542"],"URL":"https:\/\/doi.org\/10.1145\/1531542.1531638","relation":{},"subject":[],"published":{"date-parts":[[2009,5,10]]},"assertion":[{"value":"2009-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}