{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:13Z","timestamp":1750307533197,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":7,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,5,10]],"date-time":"2009-05-10T00:00:00Z","timestamp":1241913600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,5,10]]},"DOI":"10.1145\/1531542.1531641","type":"proceedings-article","created":{"date-parts":[[2009,5,12]],"date-time":"2009-05-12T12:52:47Z","timestamp":1242132767000},"page":"433-436","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A 1.2v, 1.02 ghz 8 bit SIMD compatible highly parallel arithmetic data path for multi-precision arithmetic"],"prefix":"10.1145","author":[{"given":"Sohan","family":"Purohit","sequence":"first","affiliation":[{"name":"University of Massachusetts, Lowell, Lowell, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sai Rahul","family":"Chalamalasetti","sequence":"additional","affiliation":[{"name":"University of Massachusetts Lowell, Lowell, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Margala","sequence":"additional","affiliation":[{"name":"University of Massachusetts Lowell, Lowell, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,5,10]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1145\/1077603.1077645"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1109\/VLSI.Design.2009.33"},{"key":"e_1_3_2_1_3_1","volume-title":"Digital Integrated Circuits - A Design Perspective","author":"Rabaey J.","year":"2002","unstructured":"J. Rabaey , A. Chandrakasan , B. Nicolic , Digital Integrated Circuits - A Design Perspective \" Second Edition, Prentice Hall Editor 2002 . J. Rabaey, A. Chandrakasan, B. Nicolic, Digital Integrated Circuits - A Design Perspective\" Second Edition, Prentice Hall Editor 2002."},{"key":"e_1_3_2_1_4_1","first-page":"686","volume-title":"Proceedings of the Canadian Conference on Electrical and Computer Engineering","author":"Khatibzadeh A.","unstructured":"A. Khatibzadeh , K. Raahemifar , M. Ahmedi , A 1.8V 1. 1 GHz Digital Multiplier , Proceedings of the Canadian Conference on Electrical and Computer Engineering , pp 686 -- 689 . A. Khatibzadeh, K. Raahemifar, M. Ahmedi, A 1.8V 1.1 GHz Digital Multiplier, Proceedings of the Canadian Conference on Electrical and Computer Engineering, pp 686--689."},{"key":"e_1_3_2_1_5_1","first-page":"170","volume-title":"IET Circuits Devices and Systems2007","author":"Chong K.","unstructured":"K. Chong , B. Gwee , J. Chang , \" Low Energy 16 bit Booth Leapfrog Array Multiplier using Dynamic Adders , IET Circuits Devices and Systems2007 , pp 170 -- 174 . K.Chong, B.Gwee, J.Chang, \"Low Energy 16 bit Booth Leapfrog Array Multiplier using Dynamic Adders, IET Circuits Devices and Systems2007, pp 170--174."},{"key":"e_1_3_2_1_6_1","first-page":"63","volume-title":"Proceedings of 2002 IEEE Workshop on Signal Processing Systems","author":"Garcia Jesus","unstructured":"Jesus Garcia , Micheal J Schulte , A Combined 16 bit Binary and Dual Galois Field Multiplier , Proceedings of 2002 IEEE Workshop on Signal Processing Systems , pp 63 -- 68 . Jesus Garcia, Micheal J Schulte, A Combined 16 bit Binary and Dual Galois Field Multiplier, Proceedings of 2002 IEEE Workshop on Signal Processing Systems, pp 63--68."},{"key":"e_1_3_2_1_7_1","first-page":"256","volume-title":"IEEE Journal of Solid State Circuits","author":"Steve","year":"2006","unstructured":"Steve Hsu et al, A 110 GOPS\/W 16 bit Multiplier and Reconfigurable PLA Loop in 90nm CMOS , IEEE Journal of Solid State Circuits , January 2006 ,vol 1,pp 256 -- 264 . Steve Hsu et al, A 110 GOPS\/W 16 bit Multiplier and Reconfigurable PLA Loop in 90nm CMOS, IEEE Journal of Solid State Circuits, January 2006,vol 1,pp 256--264."}],"event":{"sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"acronym":"GLSVLSI '09","name":"GLSVLSI '09: Great Lakes Symposium on VLSI 2009","location":"Boston Area MA USA"},"container-title":["Proceedings of the 19th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531641","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1531542.1531641","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:13Z","timestamp":1750249393000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531641"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5,10]]},"references-count":7,"alternative-id":["10.1145\/1531542.1531641","10.1145\/1531542"],"URL":"https:\/\/doi.org\/10.1145\/1531542.1531641","relation":{},"subject":[],"published":{"date-parts":[[2009,5,10]]},"assertion":[{"value":"2009-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}