{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:02:37Z","timestamp":1759147357078,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,5,10]],"date-time":"2009-05-10T00:00:00Z","timestamp":1241913600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,5,10]]},"DOI":"10.1145\/1531542.1531643","type":"proceedings-article","created":{"date-parts":[[2009,5,12]],"date-time":"2009-05-12T12:52:47Z","timestamp":1242132767000},"page":"441-444","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Low power and high performance sram design using bank-based selective forward body bias"],"prefix":"10.1145","author":[{"given":"Kalyana C.","family":"Bollapalli","sequence":"first","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajesh","family":"Garg","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kanupriya","family":"Gulati","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunil P.","family":"Khatri","sequence":"additional","affiliation":[{"name":"Texas A&M University, College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2009,5,10]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"\"The International Technology Roadmap for Semiconductors \" http:\/\/public.itrs.net\/ 2003.  \"The International Technology Roadmap for Semiconductors \" http:\/\/public.itrs.net\/ 2003."},{"key":"e_1_3_2_1_2_1","unstructured":"\"BSIM3 Homepage \" http:\/\/www-device.eecs.berkeley.edu\/~bsim3\/arch ftp.html.  \"BSIM3 Homepage \" http:\/\/www-device.eecs.berkeley.edu\/~bsim3\/arch ftp.html."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383133"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.556151"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514037"},{"key":"e_1_3_2_1_6_1","volume-title":"A 0.8 V\/100 MHz\/sub-5 mW-operated mega-bit SRAM cell architecturewith charge-recycle offset-source driving (OSD) scheme,\" in Symposium on VLSI Circuits","author":"Yamauchi H.","year":"1996","unstructured":"H. Yamauchi , T. Iwata , H. Akamatsu , and A. Matsuzawa , \" A 0.8 V\/100 MHz\/sub-5 mW-operated mega-bit SRAM cell architecturewith charge-recycle offset-source driving (OSD) scheme,\" in Symposium on VLSI Circuits , Honolulu, HI , 1996 . H. Yamauchi, T. Iwata, H. Akamatsu, and A. Matsuzawa, \"A 0.8 V\/100 MHz\/sub-5 mW-operated mega-bit SRAM cell architecturewith charge-recycle offset-source driving (OSD) scheme,\" in Symposium on VLSI Circuits, Honolulu, HI, 1996."},{"key":"e_1_3_2_1_7_1","first-page":"359","volume-title":"Sept 2000","author":"Bhavnagarwala A.","unstructured":"A. Bhavnagarwala , A. Kapoor , and J. Meindl , \" Dynamic-threshold CMOS SRAM cells for fast, portable applications,\" in IEEE International ASIC\/SOC Conference , Sept 2000 , pp. 359 -- 363 . A. Bhavnagarwala, A. Kapoor, and J. Meindl, \"Dynamic-threshold CMOS SRAM cells for fast, portable applications,\" in IEEE International ASIC\/SOC Conference, Sept 2000, pp. 359--363."},{"key":"e_1_3_2_1_8_1","volume-title":"June","author":"Flautner K.","year":"2002","unstructured":"K. Flautner , N. Kim , S. Martin , D. Blaauw , and T. Mudge , \" Drowsy caches: Simple techniques for reducing leakage power,\" International Symposium on Computer Architecture , June 2002 . K. Flautner, N. Kim, S. Martin, D. Blaauw, and T. Mudge, \"Drowsy caches: Simple techniques for reducing leakage power,\" International Symposium on Computer Architecture, June 2002."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842903"},{"key":"e_1_3_2_1_10_1","first-page":"137","volume-title":"Dynamic Fine-grain leakage reduction using leakage-biased bitlines,\" International Symposium on Computer Architecture","author":"Heo S.","year":"2002","unstructured":"S. Heo , K. Barr , M. Hampton , and K. Asanovic , \" Dynamic Fine-grain leakage reduction using leakage-biased bitlines,\" International Symposium on Computer Architecture , pp. 137 -- 147 , 2002 . S. Heo, K. Barr, M. Hampton, and K. Asanovic, \"Dynamic Fine-grain leakage reduction using leakage-biased bitlines,\" International Symposium on Computer Architecture, pp. 137--147, 2002."},{"key":"e_1_3_2_1_11_1","unstructured":"I. Meta-Software \"HSPICE user's manual \" Campbell CA. \"45nm SRAM Technology Development \" 2006 http:\/\/www.intel.com\/technology\/itj\/2008\/v12i2\/4-SRAM\/3-overview.htm.  I. Meta-Software \"HSPICE user's manual \" Campbell CA. \"45nm SRAM Technology Development \" 2006 http:\/\/www.intel.com\/technology\/itj\/2008\/v12i2\/4-SRAM\/3-overview.htm."},{"key":"e_1_3_2_1_12_1","unstructured":"\"Predictive Technology Model\" http:\/\/www.eas.asu.edu\/~ptm\/.  \"Predictive Technology Model\" http:\/\/www.eas.asu.edu\/~ptm\/."}],"event":{"name":"GLSVLSI '09: Great Lakes Symposium on VLSI 2009","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Boston Area MA USA","acronym":"GLSVLSI '09"},"container-title":["Proceedings of the 19th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531643","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1531542.1531643","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:13Z","timestamp":1750249393000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531643"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5,10]]},"references-count":12,"alternative-id":["10.1145\/1531542.1531643","10.1145\/1531542"],"URL":"https:\/\/doi.org\/10.1145\/1531542.1531643","relation":{},"subject":[],"published":{"date-parts":[[2009,5,10]]},"assertion":[{"value":"2009-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}