{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:32:12Z","timestamp":1750307532338,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,5,10]],"date-time":"2009-05-10T00:00:00Z","timestamp":1241913600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,5,10]]},"DOI":"10.1145\/1531542.1531657","type":"proceedings-article","created":{"date-parts":[[2009,5,12]],"date-time":"2009-05-12T12:52:47Z","timestamp":1242132767000},"page":"505-510","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["DX-compactor"],"prefix":"10.1145","author":[{"given":"Reshma C.","family":"Jumani","sequence":"first","affiliation":[{"name":"Indian Institute of Science, Bangalore, India"}]},{"given":"Niraj Bharatkumar","family":"Jain","sequence":"additional","affiliation":[{"name":"Indian Institute of Science, Bangalore, India"}]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[{"name":"Indian Institute of Science, Bangalore, India"}]},{"given":"Kewal K.","family":"Saluja","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison, Madison, WI, USA"}]}],"member":"320","published-online":{"date-parts":[[2009,5,10]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"448","volume-title":"Scan Chain Design for Test Time Reduction in Core-Based ICs. IEEE Proc. Test Conf.","author":"Aerts J.","year":"1998","unstructured":"J. Aerts and E. Marinissen . Scan Chain Design for Test Time Reduction in Core-Based ICs. IEEE Proc. Test Conf. , pages 448 -- 457 , Oct 1998 . J. Aerts and E. Marinissen. Scan Chain Design for Test Time Reduction in Core-Based ICs. IEEE Proc. Test Conf., pages 448--457, Oct 1998."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/648021.746129"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.7"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.83"},{"key":"e_1_3_2_1_5_1","first-page":"1289","volume-title":"IEEE Proc. Test Conf.","author":"Kim K.","year":"2005","unstructured":"K. Kim . XMAX : A practical and efficient compression architecture . IEEE Proc. Test Conf. , pages 1289 -- 1290 , Nov 2005 . K. Kim. XMAX: A practical and efficient compression architecture. IEEE Proc. Test Conf., pages 1289--1290, Nov 2005."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.39"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/839297.843946"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.823341"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.154"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"e_1_3_2_1_11_1","volume-title":"Proc. International Test Conf. (ITC 83)","author":"Saluja K.","year":"1983","unstructured":"K. Saluja and M. Karpovski . Testing Computer Hardware through Data Compression in Space and Time . Proc. International Test Conf. (ITC 83) , IEEE CS Press, pages 83--88 , 1983 . K. Saluja and M. Karpovski. Testing Computer Hardware through Data Compression in Space and Time. Proc. International Test Conf. (ITC 83), IEEE CS Press, pages 83--88, 1983."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"}],"event":{"name":"GLSVLSI '09: Great Lakes Symposium on VLSI 2009","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Boston Area MA USA","acronym":"GLSVLSI '09"},"container-title":["Proceedings of the 19th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531657","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1531542.1531657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T12:23:13Z","timestamp":1750249393000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531542.1531657"}},"subtitle":["distributed X-compaction for SoCs"],"short-title":[],"issued":{"date-parts":[[2009,5,10]]},"references-count":12,"alternative-id":["10.1145\/1531542.1531657","10.1145\/1531542"],"URL":"https:\/\/doi.org\/10.1145\/1531542.1531657","relation":{},"subject":[],"published":{"date-parts":[[2009,5,10]]},"assertion":[{"value":"2009-05-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}