{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T05:34:42Z","timestamp":1769924082373,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2009,5,18]],"date-time":"2009-05-18T00:00:00Z","timestamp":1242604800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2009,5,18]]},"DOI":"10.1145\/1531743.1531759","type":"proceedings-article","created":{"date-parts":[[2009,5,19]],"date-time":"2009-05-19T16:47:44Z","timestamp":1242751664000},"page":"89-98","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Towards automatic program partitioning"],"prefix":"10.1145","author":[{"given":"Sean","family":"Rul","sequence":"first","affiliation":[{"name":"Ghent University, Ghent, Belgium"}]},{"given":"Hans","family":"Vandierendonck","sequence":"additional","affiliation":[{"name":"Ghent University, Ghent, Belgium"}]},{"given":"Koen","family":"De Bosschere","sequence":"additional","affiliation":[{"name":"Ghent University, Ghent, Belgium"}]}],"member":"320","published-online":{"date-parts":[[2009,5,18]]},"reference":[{"key":"e_1_3_2_1_2_1","volume-title":"Automatic workload synthesis for early design studies and performance model validation. lib.utexas.edu, page 169","author":"Bell R. H.","year":"2005","unstructured":"R. H. Bell . Automatic workload synthesis for early design studies and performance model validation. lib.utexas.edu, page 169 , 2005 . R. H. Bell. Automatic workload synthesis for early design studies and performance model validation. lib.utexas.edu, page 169, 2005."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188546"},{"key":"e_1_3_2_1_4_1","unstructured":"A. Cantle and R. Bruce. An Introduction to the Nallatech Slipstream FSB-FPGA Accelerator Module for Intel Platforms. White paper http:\/\/www.nallatech.com Sept. 2007.  A. Cantle and R. Bruce. An Introduction to the Nallatech Slipstream FSB-FPGA Accelerator Module for Intel Platforms. White paper http:\/\/www.nallatech.com Sept. 2007."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPC.2008.39"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.33"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSM.2005.42"},{"issue":"4","key":"e_1_3_2_1_8_1","first-page":"117","article-title":"A note on the maximum flow through a network. Information Theory","volume":"2","author":"Elias P.","year":"1956","unstructured":"P. Elias , A. Feinstein , and C. Shannon . A note on the maximum flow through a network. Information Theory , IEEE Transactions on , 2 ( 4 ): 117 -- 119 , 1956 . P. Elias, A. Feinstein, and C. Shannon. A note on the maximum flow through a network. Information Theory, IEEE Transactions on, 2(4):117--119, 1956.","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/24039.24041"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1345206.1345221"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_12_1","volume-title":"Microprocessor Report, page","author":"Halfhill T. R.","year":"2003","unstructured":"T. R. Halfhill . Floating point buoys ClearSpeed . Microprocessor Report, page 7, Nov. 2003 . T. R. Halfhill. Floating point buoys ClearSpeed. Microprocessor Report, page 7, Nov. 2003."},{"key":"e_1_3_2_1_13_1","volume-title":"Sept.","author":"Performance IBM.","year":"2007","unstructured":"IBM. Performance Analysis with the IBM Full-System Simulator . Documentation , http:\/\/www.ibm.com\/developerworks\/power\/cell\/ , Sept. 2007 . IBM. Performance Analysis with the IBM Full-System Simulator. Documentation, http:\/\/www.ibm.com\/developerworks\/power\/cell\/, Sept. 2007."},{"key":"e_1_3_2_1_14_1","volume-title":"The Art of Computer Systems Performance Analysis","author":"Jain R.","year":"1991","unstructured":"R. Jain . The Art of Computer Systems Performance Analysis . John Wiley & amp; Sons, 1991 . R. Jain. The Art of Computer Systems Performance Analysis. John Wiley & Sons, 1991."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299058"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPC.2007.38"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511612398"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188673"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"e_1_3_2_1_21_1","first-page":"12","volume-title":"Proceedings of the First Workshop on Programmability Issues for Multi-Core Computers, MULTIPROG-1","author":"Rul S.","year":"2008","unstructured":"S. Rul , H. Vandierendonck , and K. De Bosschere . Detecting the existence of coarse-grain parallelism in general-purpose programs . In Proceedings of the First Workshop on Programmability Issues for Multi-Core Computers, MULTIPROG-1 , page 12 , 1 2008 . S. Rul, H. Vandierendonck, and K. De Bosschere. Detecting the existence of coarse-grain parallelism in general-purpose programs. In Proceedings of the First Workshop on Programmability Issues for Multi-Core Computers, MULTIPROG-1, page 12, 1 2008."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1504176.1504197"},{"key":"e_1_3_2_1_23_1","volume-title":"Modernizing Legacy Systems: Software Technologies, Engineering Process and Business Practices","author":"Seacord R. C.","year":"2003","unstructured":"R. C. Seacord , D. Plakosh , and G. A. Lewis . Modernizing Legacy Systems: Software Technologies, Engineering Process and Business Practices . Addison-Wesley Longman Publishing Co., Inc. , Boston, MA, USA , 2003 . R. C. Seacord, D. Plakosh, and G. A. Lewis. Modernizing Legacy Systems: Software Technologies, Engineering Process and Business Practices. Addison-Wesley Longman Publishing Co., Inc., Boston, MA, USA, 2003."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224451"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/780732.780759"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/1786054.1786071"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.105"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.58"}],"event":{"name":"CF '09: Computing Frontiers Conference","location":"Ischia Italy","acronym":"CF '09","sponsor":["ACM Association for Computing Machinery","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 6th ACM conference on Computing frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531743.1531759","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1531743.1531759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:27Z","timestamp":1750253367000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531743.1531759"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5,18]]},"references-count":27,"alternative-id":["10.1145\/1531743.1531759","10.1145\/1531743"],"URL":"https:\/\/doi.org\/10.1145\/1531743.1531759","relation":{},"subject":[],"published":{"date-parts":[[2009,5,18]]},"assertion":[{"value":"2009-05-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}