{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,19]],"date-time":"2025-09-19T08:15:33Z","timestamp":1758269733979,"version":"3.41.0"},"reference-count":35,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2009,4,21]],"date-time":"2009-04-21T00:00:00Z","timestamp":1240272000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGOPS Oper. Syst. Rev."],"published-print":{"date-parts":[[2009,4,21]]},"abstract":"<jats:p>Current multicore architectures offer high throughput by increasing hardware resource utilization. As the number of cores in a multicore system increases, providing Quality of Service (QoS) to applications in addition to throughput is becoming an important problem.<\/jats:p>\n          <jats:p>In this work, we present FlexDCP, a framework that allows the Operating System (OS) to guarantee a QoS for each application running in a chip multiprocessor. FlexDCP directly estimates the performance of applications for different cache configurations instead of using indirect measures of performance like the number of misses. This information allows the OS to convert QoS requirements into resource assignments. Consequently, it offers more flexibility to the OS as it can optimize different QoS metrics like per-application performance or global performance metrics such as fairness, weighted speed up or throughput.<\/jats:p>\n          <jats:p>Our results show that FlexDCP is able to force applications in a workload to run at a certain percentage of their maximum performance in 94% of the cases considered, being on average 1:48% under the objective for remaining cases. When optimizing a global QoS metric like fairness, FlexDCP consistently outperforms traditional eviction policies like LRU, pseudo LRU and previous dynamic cache partitioning proposals for two-, four- and eightcore configurations. In an eight-core architecture FlexDCP obtains a fairness improvement of 10:1% over Fair, the best policy in the literature optimizing fairness.<\/jats:p>","DOI":"10.1145\/1531793.1531806","type":"journal-article","created":{"date-parts":[[2009,4,28]],"date-time":"2009-04-28T14:58:07Z","timestamp":1240930687000},"page":"86-96","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":45,"title":["FlexDCP"],"prefix":"10.1145","volume":"43","author":[{"given":"Miquel","family":"Moreto","sequence":"first","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, (UPC), Barcelona, Spain"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center, (BSC), Barcelona, Spain"}]},{"given":"Alex","family":"Ramirez","sequence":"additional","affiliation":[{"name":"UPC, BSC, Barcelona, Spain"}]},{"given":"Rizos","family":"Sakellariou","sequence":"additional","affiliation":[{"name":"University of Manchester, United Kingdom"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"UPC, BSC, Barcelona, Spain"}]}],"member":"320","published-online":{"date-parts":[[2009,4,21]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"ARM920T. Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0151c\/ARM920T_TRM1_S.pdf.  ARM920T. Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0151c\/ARM920T_TRM1_S.pdf."},{"key":"e_1_2_1_2_1","volume-title":"Supplement to the UltraSPARC Architecture","author":"SPARC","year":"2007","unstructured":"Ultra SPARC T2. Supplement to the UltraSPARC Architecture 2007 . http:\/\/opensparc-t2.sunsource.net\/specs\/UST2-UASuppl-current-draft-HP-EXT.pdf. UltraSPARC T2. Supplement to the UltraSPARC Architecture 2007. http:\/\/opensparc-t2.sunsource.net\/specs\/UST2-UASuppl-current-draft-HP-EXT.pdf."},{"key":"e_1_2_1_3_1","volume-title":"Understanding Linux kernel. O'Reilly","author":"Bovet D.P.","year":"2005","unstructured":"D.P. Bovet and M. Cesati . Understanding Linux kernel. O'Reilly , 3 rd edition, 2005 . D.P. Bovet and M. Cesati. Understanding Linux kernel. O'Reilly, 3rd edition, 2005.","edition":"3"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.108"},{"key":"e_1_2_1_5_1","volume-title":"Design Automation Conference","author":"Chiou D.","year":"2000","unstructured":"D. Chiou , P. Jain , S. Devadas , and L. Rudolph . Dynamic cache partitioning via columnization . In Design Automation Conference , 2000 . D. Chiou, P. Jain, S. Devadas, and L. Rudolph. Dynamic cache partitioning via columnization. In Design Automation Conference, 2000."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.6"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.612253"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.483.0425"},{"key":"e_1_2_1_9_1","volume-title":"Computer architecture: a quantitative approach","author":"Hennessy J.L.","year":"2002","unstructured":"J.L. Hennessy and D.A. Patterson . Computer architecture: a quantitative approach . Morgan Kaufmann Publishers Inc ., 3 rd edition, 2002 . J.L. Hennessy and D.A. Patterson. Computer architecture: a quantitative approach. Morgan Kaufmann Publishers Inc., 3rd edition, 2002.","edition":"3"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152161"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379270"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1254882.1254886"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"e_1_2_1_14_1","volume-title":"ISCA","author":"Karkhanis T.S.","year":"2004","unstructured":"T.S. Karkhanis and J.E. Smith . A first-order superscalar processor model . In ISCA , 2004 . T.S. Karkhanis and J.E. Smith. A first-order superscalar processor model. In ISCA, 2004."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.15"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2006.29"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"e_1_2_1_18_1","volume-title":"ISPASS","author":"Luo K.","year":"2001","unstructured":"K. Luo , J. Gummaraju , and M. Franklin . Balancing throughput and fairness in SMT processors . In ISPASS , 2001 . K. Luo, J. Gummaraju, and M. Franklin. Balancing throughput and fairness in SMT processors. In ISPASS, 2001."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.3"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2007.4285748"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250671"},{"key":"e_1_2_1_25_1","volume-title":"A framework for managing multicore resources","author":"Nesbit K.J.","year":"2008","unstructured":"K.J. Nesbit , M. Moreto , F.J. Cazorla , A. Ramirez , M. Valero , and J.E. Smith . A framework for managing multicore resources . IEEE Micro, special issue on Interaction of Computer Architecture and Operating System in the Many-core Era , 38(3), 2008 . K.J. Nesbit, M. Moreto, F.J. Cazorla, A. Ramirez, M. Valero, and J.E. Smith. A framework for managing multicore resources. IEEE Micro, special issue on Interaction of Computer Architecture and Operating System in the Many-core Era, 38(3), 2008."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152160"},{"issue":"3","key":"e_1_2_1_29_1","article-title":"A dynamically reconfigurable cache for multithreaded processors","volume":"1","author":"Settle A.","year":"2005","unstructured":"A. Settle , D. Connors , E. Gibert , and A. Gonzalez . A dynamically reconfigurable cache for multithreaded processors . Journal of Embedded Computing , 1 ( 3-4 ), 2005 . A. Settle, D. Connors, E. Gibert, and A. Gonzalez. A dynamically reconfigurable cache for multithreaded processors. Journal of Embedded Computing, 1(3-4), 2005.","journal-title":"Journal of Embedded Computing"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261391"},{"key":"e_1_2_1_31_1","volume-title":"Virtual machines: versatile platforms for systems and processes","author":"Smith J.E.","year":"2005","unstructured":"J.E. Smith and R. Nair . Virtual machines: versatile platforms for systems and processes . Morgan Kaufmann Publishers Inc ., 2005 . J.E. Smith and R. Nair. Virtual machines: versatile platforms for systems and processes. Morgan Kaufmann Publishers Inc., 2005."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/874076.876484"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.224449"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.33"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086328"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024415"}],"container-title":["ACM SIGOPS Operating Systems Review"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531793.1531806","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1531793.1531806","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T13:29:28Z","timestamp":1750253368000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1531793.1531806"}},"subtitle":["a QoS framework for CMP architectures"],"short-title":[],"issued":{"date-parts":[[2009,4,21]]},"references-count":35,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2009,4,21]]}},"alternative-id":["10.1145\/1531793.1531806"],"URL":"https:\/\/doi.org\/10.1145\/1531793.1531806","relation":{},"ISSN":["0163-5980"],"issn-type":[{"type":"print","value":"0163-5980"}],"subject":[],"published":{"date-parts":[[2009,4,21]]},"assertion":[{"value":"2009-04-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}